LEAP FPT-3 CPLD/FPGA Simple Logic Circuit Design Board Product Leaflet

The 47 CPLD/FPGA SIMPLE LOGIC CIRCUIT DESIGN BOARD FPT-3 from LEAP ELECTRONIC CO., LTD. is a hardware/software development system for learning the newest design of logical ICs to replace the complex hardware design of TTL/CMOS. It supports Altera CPLD MAX7000S devices series with 1250 logic gates and 64 LCs, and allows the use of Circuit Graphic and VHDL to develop hardware circuits.


LEAP FPT-3 CPLD/FPGA Simple Logic Circuit Design Board Product Leaflet - cover page
Brand
LEAP
Category
Other Electronics
Document type
Product Leaflet
Language
English
Pages
1
File format
PDF
File size
304 KB
Published
04 May, 2012
Updated
28 September, 2023
MD5 checksum
04CF4243290E533C092888C53C8D5F48

About this manual

The FPT-3 design board is a CPLD/FPGA development system aimed at learning and experimenting with simple logic circuits. It supports Altera MAX7000S devices and allows direct ISP programming via a printer port.

Key features include 5 V working voltage, a 1.8432 MHz system clock, 100 × 115 × 21.8 mm dimensions, 500 g weight, 32 I/O pins, 1250 logic gates, 64 logic cells, eight LEDs, a buzzer, two 7‑segment displays, eight DIP switches and four negative‑pulse buttons for a variety of logic, arithmetic and frequency‑division experiments.

What's inside

  • Supported Devices
  • Hardware Specifications
  • Logic Experiments
  • Arithmetic Logic Circuits
  • Frequency Division Tests

Specifications

Working voltage5 V
System clock1.8432 MHz
Dimensions100 × 115 × 21.8 mm
Weight500 g
I/O pins32
Logic gates1250
Logic cells (LCs)64
Input voltage5 V DC
LED count8
Buzzer1
7‑segment displays2 digits
DIP switches8
Negative‑pulse buttons4 sets

Frequently asked questions

Which Altera CPLD devices are supported?

The board supports Altera CPLD MAX7000S series, including EPM7064/32SLC44-1 and EPM7032SLC44-10 devices.

What is the system clock frequency?

The system clock runs at 1.8432 MHz.

How many I/O pins are available on the board?

The board provides 32 I/O pins.

Download PDF (304 KB)

More LEAP Manuals


View all LEAP manuals →