This page provides manuals, user guides, handbooks, specifications, and maintenance instructions for Industrial. View online or download for free. Showing page 1120.
74LVX174 is a low voltage CMOS hex D-type flip-flop with clear non inverting fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications.
DMS-40PC Series 4½ Digit LED Display Precision Miniature Digital Panel Voltmeters are fully self-contained, component-like, plug-in meters that provide scientific-grade accuracy (typically ±2 counts or ±0.005% of full scale) and outstanding reliability at a very affordable price.
The 74LVX273 is a low voltage CMOS octal D-type flip-flop with clear. It is fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology, making it suitable for low power, battery operated, and low noise 3.3V applications. It combines high speed performance, true CMOS low power consumption, and protection against static discharge.
The 74LVX125 is a low voltage CMOS quad bus buffer that is ideal for low power, battery operated, and low noise 3.3V applications. It combines high-speed performance with true CMOS low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, providing 2KV ESD immunity and transient excess voltage capability.
The 74VHCT541A is a high voltage, high speed, low power, low noise, 3-state output eight-way buffer IC. The chip uses C2MOS process, has wide input voltage range, small input current, low power consumption, strong anti-static ability, strong common mode interference ability, etc.
The 74VHC541 is a high-performance CMOS eight-way buffer with three-state outputs. The chip features high speed, low power consumption, high noise immunity and low noise, and is suitable for 5V to 3V voltage interfaces.
This document describes the features and characteristics of the 74VHCT244A model. The product is a high-speed CMOS octal bus buffer with low power dissipation and compatibility with TTL outputs.
74LVXC4245 is a dual supply 8 bit configurable low voltage CMOS OCTAL BUS TRANSCEIVER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.
The 74LVX3245 is a new product in the 74LVX series, which has low power consumption and high speed. It is an interface device for 5V bus and 3.3V bus in a 5V/3.3V mixed power supply system.
The document describes an advanced high-speed CMOS octal D-type flip-flop with 3-state outputs. It is fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. This flip-flop consists of a clock input and an output enable input to control its operation. On the positive transition of the clock, the Q outputs will reflect the logic states that were set up at the D inputs. When the output enable input is low, the 8 outputs will be in a normal logic state (high or low logic level), and when the output enable input is high, the outputs will be in a high impedance state. The output control does not affect the internal operation of the flip-flop, allowing the retention of old data or the input of new data even when the outputs are off. Power down protection is provided on all inputs and outputs, and inputs can accept voltages from 0 to 7V regardless of the supply voltage. This device can be used to interface 5V to 3V as all inputs are equipped with TTL threshold.
This document describes a low voltage CMOS Quad 2 channel multiplexer with 5V tolerant inputs and high-speed characteristics. It is ideal for low power and high-speed 3.3V applications. It can be interfaced to a 5V signal environment for inputs. The product is equipped with protection circuits against static discharge and transient excess voltage.
The 74LCX138 is a low voltage CMOS 3 to 8 line decoder (inverting) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for inputs. If the device is enabled, 3 binary select inputs (A, B and C) determine which one of the outputs will go low. If enable input G1 is held low or either G2A or G2B is held high, the decoding function is inhibited and all the 8 outputs go to high. Three enable inputs are provided to ease cascade connection and application of address decoders for memory systems. It has same speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.