ST 74LVC00A handbook

74LVC00A is a low voltage CMOS QUAD 2-INPUT NAND GATE, with 5V tolerant input, high speed, and input and output with ESD protection circuit.


ST 74LVC00A handbook - cover page
Brand
STMicroelectronics
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
11
File format
PDF
File size
160 KB
Published
10 August, 2012
Updated
30 September, 2023
MD5 checksum
48EF0C5AC59C47846E0272CC0FDC4765

About this manual

This document is a datasheet for the 74LVCOOA, a low voltage CMOS quad 2-input NAND gate fabricated with sub-micron silicon gate technology. It operates within a voltage range of 1.65V to 3.6V and features 5V tolerant inputs, making it suitable for interfacing with 5V signal environments in mixed 3.3/5V systems. The device offers high-speed performance with a maximum propagation delay of 4.3ns at 3V and includes power-down protection on inputs and outputs.

What's inside

  • Description
  • Pin Description
  • Truth Table
  • Absolute Maximum Ratings
  • Recommended Operating Conditions
  • DC Specifications
  • Dynamic Switching Characteristics
  • Mechanical Data

Specifications

Data Retention Voltage1.2V
ESD Immunity (HBM)> 2000V
Operating Temperature Range-55 to 125 °C

Frequently asked questions

Is the 74LVCOOA compatible with 5V systems?

Yes, it has 5V tolerant inputs and can be interfaced to a 5V signal environment in mixed 3.3/5V systems.

What are the available package types?

The device is available in SOP and TSSOP packages.

Download PDF (160 KB)

More STMicroelectronics Manuals


View all STMicroelectronics manuals →