Texas Instruments manuals, page 35
TEXAS INSTRUMENTS CD74AC245 CD74ACT245 Octal-Bus Transceiver Three-State Non-Inverting handbook
The CD74AC245 and CD74ACT245 are octal-bus transceivers that utilize the Harris Advanced CMOS Logic technology. They are non-inverting three-state bidirectional transceiver- buffers intended for two-way transmission from “A” bus to “B” bus or “B” bus to “A”. The logic level present on the direction input (DIR) determines the data direction. When the output enable input (OE) is HIGH, the outputs are in the high- impedance state.
TEXAS INSTRUMENTS CD54/74AC240/241/244 CD54/74ACT240/241/244 handbook
CD54/74AC240/241/244 datasheet
TEXAS INSTRUMENTS CD74AC238 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER handbook
The CD74AC238 decoder/demultiplexer is designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times.
TEXAS INSTRUMENTS CD74AC20 CD54/74ACT20 Dual 4-Input NAND Gate handbook
CD74AC20 and ’ACT20 are dual 4-input NAND gates that utilize Advanced CMOS Logic technology.
TEXAS INSTRUMENTS CD74AC191 CD74ACT191 Presettable Synchronous 4-Bit Binary Up/Down Counter handbook
This data sheet describes the features and functions of the CD74AC191 and CD74ACT191 asynchronous presettable four-bit binary up/down counters.
TEXAS INSTRUMENTS CD74AC175 CD74ACT175 Quad D Flip-Flop with Reset handbook
CD74AC175 and CD74ACT175 are quad D flip-flops with reset that utilize the Harris Advanced CMOS Logic tech- nology. Information at the D input is transferred to the Q and Q outputs on the positive-going edge of the clock pulse. All four flip-flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a LOW logic level independent of the clock.
TEXAS INSTRUMENTS CD74AC174 CD54/74ACT174 Hex D Flip-Flop with Reset handbook
This document describes the features and characteristics of Harris Semiconductor's CD74AC174 and CD74ACT174 products, including buffered inputs, propagation delay, ESD protection, CMOS process and circuit design, low power consumption, balanced propagation delays, operation range of 1.5V to 5.5V, noise immunity, and output drive current.
TEXAS INSTRUMENTS CD54/74AC164 CD54/74ACT164 8-Bit Serial-In/Parallel-Out Shift Register handbook
TEXAS INSTRUMENTS CD54AC163 CD74AC163 4-BIT SYNCHRONOUS BINARY COUNTERShandbook
The CD54AC163 and CD74AC163 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform. The counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs. The clear function is synchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of
TEXAS INSTRUMENTS CD54AC161 CD74AC161 4-BIT SYNCHRONOUS BINARY COUNTERS handbook
The CD54AC161 and CD74AC161 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that normally are associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform. These devices are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs. The clear function is
TEXAS INSTRUMENTS CD54/74AC157 CD54/74AC158 CD54/74ACT157 CD54/74ACT158 handbook
TEXAS INSTRUMENTS CD54AC153 CD74AC153 Manual
This datasheet provides details on the features and characteristics of the CD54AC153 and CD74AC153 dual 4-line to 1-line data selectors/multiplexers.
TEXAS INSTRUMENTS CD74AC153 CD74ACT153 Manual
This document describes the features and characteristics of Harris Semiconductor's CD74AC153 and CD74ACT153 dual 4-input multiplexers, including buffered inputs, propagation delay, ESD protection, CMOS process and circuit design, power consumption, balanced propagation delays, noise immunity, and output drive current.
TEXAS INSTRUMENTS CD74AC151 CD74ACT151 Manual
TEXAS INSTRUMENTS CD74AC14 Manual
Introduces the features and characteristics of CD74AC14