This manual details the architecture, peripherals, registers and operation of the GD32F103xx ARM Cortex‑M3 microcontrollers.
The GD32F103xx series are 32‑bit ARM Cortex‑M3 microcontrollers. The manual provides a complete description of the system architecture, memory map, and all on‑chip peripherals.
Chapters cover power control, reset and clock units, GPIO/AFIO, interrupt handling, DMA, timers, RTC, watchdog, ADC, I²C, SPI, USART, USB, CAN, external memory interface and a revision history. The document also includes numerous diagrams and register tables to aid developers and engineers. This manual is written in Chinese.
| CPU Core | ARM Cortex‑M3 |
|---|
The GD32F103xx microcontrollers are based on an ARM Cortex‑M3 32‑bit CPU.
Readers can email [email protected] with any corrections or suggestions.