ST200 Run-time Architecture

This document describes the common software conventions for the ST200 processor run-time architecture. It provides information needed to understand how the compiler behaves, for example, how it maps data structures into memory, and its alignment constraints. It will be of interest to anyone who has to design a system which shares data between an ST200 and another processor or who has to interpret memory dumps. It does not define operating system interfaces or any conventions specific to any single operating system.


File format
PDF
Published
20 October, 2023
Updated
20 October, 2023
MD5 checksum
DEAEC6B61560D5C18F17F09CE828E365
Download PDF

Also Manuals