TranSwitch TXC-06125 XBERT Bit Error Rate Generator/Receiver Datasheet

Query TXC-06125ACPL/B suppliers


TranSwitch TXC-06125 XBERT Bit Error Rate Generator/Receiver Datasheet - cover page
Brand
TRAN
Category
Other Electronics
Document type
Datasheet
Language
English
Pages
23
File format
PDF
File size
797 KB
Published
11 June, 2012
Updated
30 September, 2023
MD5 checksum
52A36BDAC5DA7D99143FF09097548795

About this manual

The XBERT is a single-chip device used to test the performance of digital communication circuits and links. It supports serial, nibble-parallel, or byte-parallel interfaces and can generate and analyze various pseudorandom patterns, fixed words, and programmable words.

Key features include support for transmit and receive clock rates up to 52.00 Mbit/s (serial) or higher with external circuitry, error rate generators, and bit counters. The device is microprocessor-programmable via a four-bit address interface.

What's inside

  • Features
  • Description
  • Applications
  • Block Diagram Description
  • Pin Descriptions

Specifications

Interface CapabilitySerial, nibble, or byte wide
Clock Rate (Serial)100 Hz to 52.00 Mbit/s
Clock Rate (Byte-wide)Up to 414.72 Mbit/s

Frequently asked questions

What interfaces does the XBERT support?

The device supports serial, nibble-parallel, or byte-parallel interface capabilities.

How is the XBERT programmed?

It is programmable via a microprocessor using four address bits (A3-0), eight bidirectional data bus bits, and read/write signals.

Download PDF (797 KB)