MOTOROLA Manuals

The MC10EL/100EL15 is a low skew 1:4 clock distribution chip designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. If a single-ended input is to be used the VBB output should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the input of the EL15 under single-ended input conditions, as a result this pin can only source/sink up to 0.5mA of current. The EL15 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pulldown resistor) the SEL pin will select the differential clock input. The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input. • 50ps Output-to-Output Skew • Synchronous Enable/Disable • Multiplexed Clock Input • 75kΩ Internal

File format: PDF Size:61 KB

MC100LVEL/100EL14 is a low-skew 1:5 clock distribution chip designed specifically for low-skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. The LVEL14 is functionally and pin compatible with the EL14, but is designed to operate in ECL or PECL mode for a voltage supply range of –3.0V to –3.8V ( or 3.0V to 3.8V). If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the input of the LVEL14 under single-ended input conditions, as a result this pin can only source/sink up to 0.5mA of current. The LVEL14 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pulldown resistor) the SEL pin will select the differential clock input. The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated outputs must be clocked on the rising edge of the clock.

File format: PDF Size:66 KB

MC100LVEL/100EL14 is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. The LVEL14 is functionally and pin compatible with the EL14 but is designed to operate in ECL or PECL mode for a voltage supply range of –3.0V to –3.8V ( or 3.0V to 3.8V). If a single-ended input is to be used the VBB output should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor. The VBB output is designed to act as the switching reference for the input of the LVEL14 under single-ended input conditions, as a result this pin can only source/sink up to 0.5mA of current. The LVEL14 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pulldown resistor) the SEL pin will select the differential clock input. The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated outputs are latched to the LOW state.

File format: PDF Size:66 KB

The MC100LVEL13 is a dual, fully differential 1:3 fanout buffer from Motorola. The MC100EL13 is pin and functionally equivalent to the MC100LVEL13 but is specified for operation at the standard 100E ECL voltage supply. The Low Output-Output Skew of the device makes it ideal for distributing two different frequency synchronous signals. The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to VEE, The D input will bias around VCC/2 and the Q output will go LOW. • Differential Inputs and Outputs • 20-Lead SOIC Packaging • 500ps Typical Propagation Delays • 50ps Output-Output Skews • Supports Both Standard and Low Voltage 100K ECL • >2000V ESD Protection.

File format: PDF Size:61 KB

The MC100LVEL13 is a dual, fully differential 1:3 fanout buffer from Motorola. The MC100EL13 is pin and functionally equivalent to the MC100LVEL13 but is specified for operation at the standard 100E ECL voltage supply. The Low Output-Output Skew of the device makes it ideal for distributing two different frequency synchronous signals. The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to VEE, The D input will bias around VCC/2 and the Q output will go LOW.

File format: PDF Size:60 KB

The MC10EL/100EL12 is a low impedance drive buffer with two pairs of OR/NOR outputs, ideally suited for high drive applications such as memory addressing. The device is a function equivalent to the E112 device with higher performance capabilities. With propagation delays significantly faster than the E112, the EL12 is ideally suited for applications that require the ultimate in AC performance. It features a propagation delay of 290ps, dual outputs for 25Ω drive applications, 75kΩ internal input pulldown resistors, and >1000V ESD protection.

File format: PDF Size:53 KB

The MC10EL/100EL12 is a low impedance drive buffer. With two pairs of OR/NOR outputs the device is ideally suited for high drive applications such as memory addressing. The device is a function equivalent to the E112 device with higher performance capabilities. With propagation delays significantly faster than the E112 the EL12 is ideally suited for those applications which require the ultimate in AC performance.

File format: PDF Size:53 KB

MC10EL/100EL11 is a differential 1:2 fanout buffer with 265ps propagation delay and 5ps skew between outputs.

File format: PDF Size:51 KB

The MC10EL/100EL11 is a differential 1:2 fanout buffer. The device is functionally similar to the E111 device but with higher performance capabilities. Having within-device skews and output transition times significantly improved over the E111, the EL11 is ideally suited for those applications which require the ultimate in AC performance. The differential inputs of the EL11 employ clamping circuitry to maintain stability under open input conditions. If the inputs are left open (pulled to VEE) the Q outputs will go LOW.

File format: PDF Size:51 KB

MC10EL/100EL07 is a 2-input XOR/XNOR gate with higher performance capabilities. With propagation delays and output transition times significantly faster than the E107 the EL07 is ideally suited for those applications which require the ultimate in AC performance.

File format: PDF Size:73 KB

The MC10EL/100EL07 is a 2-input XOR/XNOR gate with higher performance capabilities. With propagation delays and output transition times significantly faster than the E107 the EL07 is ideally suited for those applications which require the ultimate in AC performance.

File format: PDF Size:52 KB

The MC10EL/100EL07 is a 2-input XOR/XNOR gate that is functionally equivalent to the E107 with higher performance capabilities. With propagation delays and output transition times significantly faster than the E107 the EL07 is ideally suited for those applications which require the ultimate in AC performance.

File format: PDF Size:52 KB

This datasheet provides the technical specifications of the MC10EL/100EL05.

File format: PDF Size:56 KB

The MC10EL/100EL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the E404 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E404, the EL05 is ideally suited for those applications which require the ultimate in AC performance. Because a negative 2-input NAND is equivalent to a 2-input OR function, the differential inputs and outputs of the device allows the EL05 to also be used as a 2-input differential OR/NOR gate. The differential inputs employ clamp circuitry so that under open input conditions (pulled down to VEE) the input to the AND gate will be HIGH. In this way, if one set of inputs is open, the gate will remain active to the other input.

File format: PDF Size:56 KB

The MC10EL/100EL33 is an integrated ÷4 divider. It features a propagation delay of 650ps, a toggle frequency of 4.0GHz, and high bandwidth output transitions. The device also has 75kΩ internal input pulldown resistors and >1000V ESD protection.

File format: PDF Size:53 KB

10EL32 is a MC10EL/100EL32 series product, an integrated 1/2 divider, with 510ps propagation delay, 3.0GHz toggle frequency, high bandwidth output transitions, 75kΩ internal input pulldown resistors, >1000V ESD protection

File format: PDF Size:54 KB

MC10EL/100EL32 is an integrated ÷2 divider, which has features such as 510ps Propagation Delay, 3.0GHz Toggle Frequency, High Bandwidth Output Transitions, 75kΩ Internal Input Pulldown Resistors, >1000V ESD Protection.

File format: PDF Size:54 KB

The MC10EL/100EL31 is a D flip-flop with set and reset. It has high performance capabilities and is ideally suited for those applications which require the ultimate in AC performance.

File format: PDF Size:53 KB

The MC100LVEL30 is a triple master-slave D flip flop with differential outputs. The MC100EL30 is pin and functionally equivalent to the MC100LVEL30 but is specified for operation at the standard 100E ECL voltage supply. Data enters the master latch when the clock input is LOW and transfers to the slave upon a positive transition on the clock input. In addition to a common Set input individual Reset inputs are provided for each flip flop. Both the Set and Reset inputs function asynchronously and overriding with respect to the clock inputs.

File format: PDF Size:64 KB

The MC100LVEL30 is a triple master-slave D flip-flop with differential outputs. The MC100EL30 is pin and functionally equivalent to the MC100LVEL30 but is specified for operation at the standard 100E ECL voltage supply. Data enters the master latch when the clock input is LOW and transfers to the slave upon a positive transition on the clock input. In addition to a common Set input, individual Reset inputs are provided for each flip-flop. Both the Set and Reset inputs function asynchronously and overriding with respect to the clock inputs.

File format: PDF Size:64 KB