IDT Manuals

Low-voltage 12-bit 1:2 mux / demux bus switch with internal pull down resistors

File format: PDF Size:58 KB

This document describes the features of IDT7132SA/LA and IDT7142SA/LA high-speed 2K x 8 dual-port static RAM. The product features high-speed access, low-power operation, expandable data bus width, port arbitration logic, BUSY output flag, battery backup operation, TTL compatibility, etc.

File format: PDF Size:255 KB

This data sheet provides detailed information about the FCT646T/648T/652T and FCT2646T/2652T, including features, characteristics, and applications.

File format: PDF Size:192 KB

The IDT54/74FCT377T/AT/CT/DT are octal D flip-flops built using an advanced dual metal CMOS technology. They have eight edge-triggered, D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s O output. The CE input must be stable only one set-up time prior to the LOW-to-HIGH transition for predictable operation. IDT54/74FCT377T/AT/CT/DT is a fast CMOS octal D flip-flop with clock enable, suitable for military and commercial temperature ranges.

File format: PDF Size:114 KB

FCT374T/FCT2374T, FCT534T and FCT574T/FCT2574T are 8-bit registers built using an advanced dual metal CMOS technology. These registers consist of eight D-type flip-flops with a buffered common clock and buffered 3-state output control. When the output enable (OE) input is LOW, the eight outputs are enabled. When the OE input is HIGH, the outputs are in the high-impedance state. Input data meeting the set-up and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input. The FCT2374T and FCT2574T have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times-reducing the need for external series terminating resistors. FCT2xxxT parts are plug-in replacements for FCTxxxT parts.

File format: PDF Size:91 KB

This document is a detailed introduction of IDT54/74FCT821A/B/C IDT54/74FCT823A/B/C IDT54/74FCT824A/B/C IDT54/74FCT825A/B/C HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS

File format: PDF Size:189 KB

IDT54/74FCT821AT/BT/CT, 823/825AT/BT/CT/DT are high-performance CMOS bus interface registers from Integrated Device Technology, Inc., suitable for military and commercial temperature ranges.

File format: PDF Size:182 KB

The FCT257T is a high-speed quad 2-input multiplexer built using an advanced dual metal CMOS technology. This product has low input and output leakage, CMOS power levels, True TTL input and output compatibility, high drive outputs, meet or exceed JEDEC standard 18 specifications, military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)

File format: PDF Size:72 KB

File format: PDF Size:0 KB

This document is the product manual of IDT71V2556/58 3.3V high-speed synchronous SRAM devices. It introduces the features and characteristics of the devices, including 128K x 36, 256K x 18 memory configurations, 200 MHz high performance system clock speed, ZBTTM feature, single R/W control pin, 4-word burst capability, individual byte write control, three chip enables, 3.3V power supply, 2.5V I/O supply, JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

File format: PDF Size:1014 KB

The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a 'MASTER' Dual-Port RAM together with the IDT7140 'SLAVE' Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

File format: PDF Size:220 KB

This document introduces the features of the product released by Integrated Device Technology in 2003, including true dual-port memory cells, high-speed data access, selectable pipelined or flow-through output mode, counter enable and repeat features, dual chip enables, etc. The product operates in full synchronous mode with fast cycle time and self-timed write. It also supports separate byte controls for multiplexed bus and bus matching compatibility. Additionally, the product has industrial temperature range and supports JTAG features.

File format: PDF Size:355 KB

IDT5T9310 is a 2.5V LVDS 1:10 clock buffer from IDT

File format: PDF Size:94 KB

This document introduces the IDT54/74FCT800 series of high-performance CMOS bus transceivers, including product features, functional characteristics and application scenarios.

File format: PDF Size:93 KB

The IDT2309 is a 3.3V zero delay clock buffer designed for high-speed clock distribution applications within the range of 10 to 133MHz. It distributes one clock input to one bank of five outputs and one bank of four outputs, and each output bank has a separate output enable.

File format: PDF Size:134 KB

The FCT16823AT/BT/CT/ET and FCT162823AT/BT/CT/ET are 18-bit bus interface registers built using advanced, dual metal CMOS technology. These high-speed, low-power registers with clock enable (xCLKEN) and clear (xCLR) controls are ideal for parity bus interfacing in high-performance synchronous systems.

File format: PDF Size:160 KB

IDT 54/74FCT16244T/AT/CT/ET is a high-speed CMOS 16-bit buffer/line driver introduced by IDT. It features 0.5 MICRON CMOS Technology, high-speed, low-power CMOS replacement for ABT functions.

File format: PDF Size:105 KB

This document is the technical manual for IDT54/74FCT151T/AT/CT fast CMOS 8-input multiplexer

File format: PDF Size:120 KB

The CBTLV3384 is a ten bit high-speed bus switch with low on-state resistance of the switch allowing connections to be made with minimal propagation delay. The device is organized as dual 5-bit bus switches with separate output-enable (OE) inputs, to allow use as two 5-bit bus switches or one 10-bit bus switch. When OE is low, the associated 5-bit bus switch is on and A port is connected to B port. When OE is high, the switch is open, and a high- impedance state exists between the two ports. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

File format: PDF Size:61 KB

IDT74AUC16245 is a 1.8V CMOS 16-bit bus transceiver with 3-state outputs.

File format: PDF Size:92 KB