NXP LPC11U3x Cortex-M0 Microcontroller Datasheet

The LPC11U3x are an ARM Cortex-M0 based, low-cost 32-bit MCU family, designed for 8/16-bit microcontroller applications, offering performance, low power, simple instruction set and memory addressing together with reduced code size compared to existing 8/16-bit architectures.


NXP LPC11U3x Cortex-M0 Microcontroller Datasheet - cover page
Brand
NXP
Category
Cortex-M0
Document type
Datasheet
Language
English
Pages
78
File format
PDF
File size
1.9 MB
Published
27 May, 2014
Updated
25 September, 2023
MD5 checksum
79B4BCEB0E9368547A3CC87E348C096F

About this manual

The document describes the NXP LPC11U3x family, which are low-cost 32-bit microcontrollers based on the ARM Cortex-M0 processor. Designed for 8/16-bit applications, they offer high performance with a maximum CPU frequency of up to 50 MHz and reduced code size compared to existing architectures.

The microcontroller features include up to 128 kB of flash memory, 4 kB of EEPROM, and 12 kB of SRAM. Key peripherals include a full-speed USB 2.0 device controller, USART with RS-485 support, two SSP interfaces, four general-purpose counter/timers, and a 10-bit ADC.

What's inside

  • General description
  • Features and benefits
  • Applications
  • Ordering information
  • Block diagram

Specifications

CPU ArchitectureARM Cortex-M0
Maximum CPU Frequency50 MHz
Flash MemoryUp to 128 kB
SRAM Data MemoryUp to 12 kB
EEPROM Data Memory4 kB
Boot ROM16 kB
ADC Resolution10-bit
I/O PinsUp to 54 GPIO pins
Operating Temperature Range-40 °C to +85 °C

Frequently asked questions

What is the maximum CPU frequency of the LPC11U3x microcontroller?

The microcontroller operates at CPU frequencies of up to 50 MHz.

What is the operating voltage range for the LPC11U3x?

The device requires a single 3.3 V power supply with a range of 1.8 V to 3.6 V.

What is the maximum data rate for the I2C-bus interface?

The interface supports Fast-mode Plus with a data rate of up to 1 Mbit/s.

Download PDF (1.9 MB)

More NXP Manuals


View all NXP manuals →