MOTOROLA MC10E156/MC100E156 handbook(1)

Update: 30 September, 2023

MC10E/100E156 is 3-BIT 4:1 MUX-LATCH, includes three 4:1 multiplexers, followed by transparent latches with differential outputs. When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output date is controlled by the multiplexer select controls (SEL0, SEL1). A logic HIGH on either LEN1 or LEN2 (or both) latches the outputs. The Master Reset (MR) overrides all other controls to set the Q outputs LOW.

---

File format: PDF

Size: -

MD5 Checksum: 485F6F97D430B7ACD46B2B4E3B6FD46B

Publication date: 09 July, 2012

Downloads: -

PDF Link: MOTOROLA MC10E156/MC100E156 handbook(1) PDF