Update: 28 September, 2023
The SN54ABT16952 and SN74ABT16952 are 16-bit registered transceivers with 3-state outputs. They feature state-of-the-art EPIC-ΙΙB BiCMOS design that significantly reduces power dissipation. The latch-up performance exceeds 500mA per JEDEC Standard JESD-17. The typical VOLP (Output Ground Bounce) is less than 1V at VCC = 5V, TA = 25°C. The distributed VCC and GND pin configuration minimizes high-speed switching noise. The flow-through architecture optimizes PCB layout. The outputs have high-drive capability (-32mA IOH, 64mA IOL). Package options include plastic 300-mil shrink small-outline (DL) and thin shrink small-outline (DGG) packages, as well as a 380-mil fine-pitch ceramic flat (WD) package with 25-mil center-to-center spacings.
File format: PDF
Size: -
MD5 Checksum: 0AE3ACA451D8F18830E9E03C24F07B0C
Publication date: 12 June, 2012
Downloads: -