SAMSUNG K4S280832A handbook

Update: 30 September, 2023

K4S280832A is a 128Mbit Synchronous High Data Rate Dynamic Random Access Memory (SDRAM) organized as 4 x 4,194,304 words by 8 bits, fabricated with SAMSUNG′s high performance CMOS technol- ogy. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance mem- ory system applications.

---

File format: PDF

Size: -

MD5 Checksum: 1A96FA76E25C68B2F57C55DBC06A9160

Publication date: 01 April, 2012

Downloads: -

PDF Link: SAMSUNG K4S280832A handbook PDF