Update: 30 September, 2023
The AD9520-5 is a low phase noise, phase-locked loop (PLL) that supports external 3.3 V/5 V VCO/VCXO to 2.4 GHz, 1 differential or 2 single-ended reference inputs, accepts CMOS, LVDS or LVPECL references to 250 MHz, accepts 16.67 MHz to 33.3 MHz crystal for reference input, optional reference clock doubler, reference monitoring capability, automatic and manual reference switchover/holdover modes, with selectable revertive/nonrevertive switching, glitch-free switchover between references, automatic recovery from holdover, digital or analog lock detect, selectable zero delay operation, 12 1.6 GHz LVPECL outputs divided into 4 groups, each group of 3 has a 1 to 32 divider with phase delay, additive output jitter as low as 225 fs rms, channel-to-channel skew grouped outputs <16 ps, each LVPECL output can be configured as differential or single-ended, and the output frequency and phase offset can be selected.
File format: PDF
Size: -
MD5 Checksum: BD3598AE5A4F587B8421AD139E7B7604
Publication date: 24 March, 2012
Downloads: -
PDF Link: ANALOG DEVICES AD9520-5 handbook PDF