FDT Manuals

This document is the datasheet of IDT54/74FCT139T/AT/CT. It is a dual 1-of-4 decoder built using an advanced dual metal CMOS technology. It has two independent decoders, each of which accepts two binary weighted inputs (A0-A1) and provides four mutually exclusive active LOW outputs (O0-O3). Each de- coder has an active LOW enable (E). When E is HIGH, all outputs are forced HIGH.

File format: PDF Size:106 KB

This datasheet provides functional block diagram and feature information for the FCT163244/A/C 16-bit buffer/line driver, such as 0.5-micron CMOS process, typical output skew <250ps, ESD>2000V, packages include 25-mil pitch SSOP, 19.6-mil pitch TSSOP, and 15.7-mil pitch TVSOP, extended commercial range -40°C to +85°C, VCC=3.3V±0.3V, normal range or VCC=2.7 to 3.6V, extended range, CMOS power levels (0.4µW typical static).

File format: PDF Size:111 KB

IDT7025S/L is a high-speed dual-port static RAM chip produced by Integrated Device Technology, Inc. It has true dual-port memory cells that allow simultaneous access to the same memory location. It has low power consumption of up to 750 mW and a high access speed of 20/25/35/55/70 ns.

File format: PDF Size:295 KB

The FCT8xxT series is built using an advanced dual metal CMOS technology. The FCT8xxT bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The FCT841T are buffered, 10-bit wide versions of the popular FCT373T function. They are ideal for use as an output port requiring high IOL/IOH. All of the FCT8xxT high-performance interface family can drive large capacitive loads, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes to ground and all outputs are designed for low-capacitance bus loading in high-impedance state.

File format: PDF Size:141 KB

DSC-4602/3 is a type of IDT54/74FCT543 series products, which is a non-inverting eight-channel transceiver. This transceiver has CMOS low power consumption and FAST speed, and can work normally in full temperature and voltage range. This product can be used for military and commercial purposes, and has strong radiation resistance.

File format: PDF Size:74 KB

The IDT72413 is a 64x5, high-speed First-In/First-Out (FIFO) that loads and empties data on a first-in-first-out basis. It is expandable in bit width. All speed versions are cascad- able in depth. The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory. The IDT72413 is pin and functionally compatible to the MMI67413. It operates at a shift rate of 45MHz. This makes it ideal for use in high-speed data communications, bidirectional and rate buffer applications.

File format: PDF Size:108 KB

This document describes the features and characteristics of products such as IDT54/74FCT821A/B/C, IDT54/74FCT823A/B/C, IDT54/74FCT824A/B/C, and IDT54/74FCT825A/B/C from IDT, including the pinout/function, speed, and output drive capabilities equivalent to AMD's Am29821-25 bipolar registers over the full temperature and voltage supply extremes. Additionally, this series of products features buffered common clock enable (EN) and asynchronous clear input (CLR), among others.

File format: PDF Size:187 KB

IDT7006 is a high-performance 16Kx8 dual-port static RAM produced by IDT. The device has true dual-ported memory cells, supporting simultaneous access to the same memory location. IDT7006 has high performance, low power consumption and good scalability.

File format: PDF Size:264 KB

The IDT54/74FCT800 series is built using an advanced dual metal CMOS technology. It provides high-performance bus interface buffering for wide data/address paths or buses carrying parity.

File format: PDF Size:91 KB

The document describes the features and characteristics of a fast CMOS 12-bit synchronous bus exchanger, including CMOS technology, low input/output leakage, ESD protection, packaging options, and temperature range.

File format: PDF Size:139 KB

This document introduces the features and characteristics of IDT54/74FCT240/244T/AT/CT/DT - 2240/2244T/AT/CT, IDT54/74FCT540/541/2541T/AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER MILITARY AND COMMERCIAL TEMPERATURE RANGES.

File format: PDF Size:190 KB

This document describes the features and characteristics of the product from Integrated Device Technology, Inc. (IDT). The product is a multi-level pipeline register, which is equivalent to AMD's Am29520 bipolar multilevel pipeline register in terms of pinout/function, speed, and output drive. It consists of four 8-bit high-speed registers that can be operated as a dual 2-level or single 4-level push-only stack. All registers are accessible at the multiplexed output and support hold, transfer, and load instructions. The product is manufactured using advanced CMOS processing, with substantially lower input current levels and compatibility with TTL input and output levels. It is available in both military and commercial temperature ranges, as well as radiation tolerant and radiation enhanced versions.

File format: PDF Size:59 KB

The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a 'MASTER' Dual-Port RAM together with the IDT7140 'SLAVE' Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

File format: PDF Size:219 KB

This datasheet introduces the features of IDT707288S/L high-speed 64K x 16 dual-ported SRAM, including four independent 16K x 16 memory blocks, fast asynchronous address-to-data access time 20ns, and independent port controls.

File format: PDF Size:66 KB

This document describes the features and characteristics of the IDT7024S/L high-speed 4K x 16 dual-port static RAM, including busy and interrupt flags, port arbitration logic, support for semaphore signaling, asynchronous operation, battery backup operation, industrial temperature range, etc.

File format: PDF Size:232 KB

IDT54/74FCT841A/B/C is a high-performance CMOS bus interface latch produced by Integrated Device Technology, Inc., which has the advantages of low current consumption, high reliability and high anti-interference.

File format: PDF Size:143 KB

This document describes the IDT octal bidirectional transceiver product series, which are built using advanced dual metal CMOS technology. These products are designed for asynchronous two-way communication between data buses. They have transmit/receive input to determine the data flow direction, and output enable input to disable both A and B ports. The series features low power consumption, true TTL input and output compatibility, etc.

File format: PDF Size:160 KB

The IDT octal bidirectional transceivers are fast CMOS devices with performance equivalent to FAST speed and drive. There are three different versions, with speeds 25% or 40% faster than FAST. They are compatible with TTL input/output levels and CMOS output levels. The devices have an IOL of 64mA (commercial) and 48mA (military), and maximum input current of 5µA. The products comply with MIL-STD-883 Class B and DESC standards. They meet or exceed JEDEC Standard 18 specifications.

File format: PDF Size:73 KB

The IDT54/74FCT521T/AT/BT/CT are 8-bit identity comparators built using an advanced dual metal CMOS technology. These devices compare two words of up to eight bits each and provide a LOW output when the two words match bit for bit. The expansion input IA = B also serves as an active LOW enable input.

File format: PDF Size:103 KB

The IDT7203/7204/7205/7206 are dual-port memory buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth. Data is toggled in and out of the device through the use of the Write (W) and Read (R) pins.

File format: PDF Size:148 KB