This page provides manuals, user guides, handbooks, instructions, specification, instruction, maintenance manual for ST Anti-Theft Devices, Electronic Original, ...
The M74HC573 is a high-speed CMOS octal latch with three-state outputs. It is fabricated with silicon gate C2MOS technology and features high speed, low power dissipation, high noise immunity, and a wide operating voltage range.
The 74HC244 is a high-performance CMOS octal buffer (3-state output) fabricated with silicon gate C2MOS technology. G control input governs four bus buffers. This device is designed to be used with 3 state memory address drivers, etc. All inputs are equipped with protection circuits against static discharge and transient excess voltage.
The document describes the features of the M74HC161 high-speed CMOS synchronous 4-bit binary presettable counter. It has high noise immunity, low power dissipation, and a wide operating voltage range.
The M74HC126 is a high-speed CMOS QUAD BUFFER (3-STATE) fabricated with silicon gate C2MOS technology. The device requires the 3-STATE control input G to be set high to place the output into the high impedance state. All inputs are equipped with protection circuits against static discharge and transient excess voltage.
The document describes the features and characteristics of the 74V1G77 model product. The product is an advanced high-speed CMOS single D-type latch fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is designed to operate from 2V to 5.5V, making it ideal for portable applications. The latch is controlled by a latch enable input (LE), and the Q output precisely follows the data input when the LE input is high. When the LE input is low, the Q output is latched to the logic level of the D input data. The product provides power down protection on inputs and can accept voltages from 0 to 7V on inputs without regard to the supply voltage. It can be used to interface between 5V and 3V. The product is equipped with protection circuits against static discharge, providing ESD immunity and transient excess voltage protection.
The 74LVC573A is a low voltage CMOS OCTAL D-TYPE LATCH fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for 1.65 to 3.6 VCC operations and low power and low noise applications. These 8 bit D-Type latch are controlled by a latch enable input (LE) and an output enable input (OE). While the LE inputs is held at a high level, the Q outputs will follow the data input precisely or inversely. When the LE is taken low, the Q outputs will be latched precisely or inversely at the logic level of D input data. While the (OE) input is low, the 8 outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state. This device is designed to interface directly High Speed CMOS systems with TTL and NMOS components. It has more speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption. All inputs are equipped with protection circuits.
The 74VHC594 is a high speed CMOS 8-bit shift register fabricated with sub-micron silicon gate C2MOS technology. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (SCLR, RCLR) are provided for both the shift register and the storage register. A serial (QH') output is provided for cascading purposes. Both the shift register and storage register use positive-edge triggered clocks. If the clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V. All inputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
74v1g79 is a high-speed cmos single-triggered d-type flip-flop, which operates from 2v to 5.5v and is ideal for portable applications. The flip-flop is controlled by a clock input, and the Q output is set to the logic state that was set up at the D input on the positive transition of the clock. Data at the D input can be changed without affecting the level at the output following the hold time interval. The device has input power-down protection and input static discharge protection, and can be used in 5v to 3v systems.
The M74HC4053 is a triple two-channel analog MULTIPLEXER/DEMULTIPLEXER fabricated with silicon gate C2MOS technology and it is pin to pin compatible with the equivalent metal gate CMOS4000B series.
The document describes the features and characteristics of the M74HC4052 dual four-channel analog multiplexer/demultiplexer, including low power dissipation, logic level translation, low on-resistance, wide analog input voltage range, fast switching, etc.
