ANALOG Manuals (Others)

AD8128 is a CAT-5 receiver with adjustable line equalization. It features compensation for CAT-5 cable losses, high frequency peaking adjustment, and broadband gain adjustment.

File format: PDF Size:306 KB

The ADA4941-1 is a low-power, single-supply, 18-bit ADC driver that converts single-ended input signals to differential output signals. It features excellent linearity, low noise, high input impedance, user-adjustable gain, high speed, fast settling time, low output offset, and a disable feature.

File format: PDF Size:494 KB

AD8145 is a high-speed differential receiver with comparator function from Analog Devices. It has a speed of 500 MHz, 2000 V/μs of fast response, 0.1 dB of flatness, 69 dB of CMRR, 1MΩ input impedance, ±3.5V input voltage range, 15 ns of fast settling time, 13nV/√Hz of input noise, and a small 32-lead package. It is suitable for RGB video receivers, YPbPr video receivers, keyboard, video, mouse (KVM) receivers, unshielded twisted pair (UTP) receivers, automotive driver assistance (AD8145W) and automotive infotainment (AD8145W) applications.

File format: PDF Size:458 KB

The ADA4304-2 is a single-ended, low-cost, active RF splitter ideal for CATV and terrestrial applications. It features excellent frequency response, low noise figure, and low distortion.

File format: PDF Size:406 KB

This document describes the features and characteristics of the AD8146/AD8147/AD8148 wideband video triple differential drivers, including high-speed fully differential drivers, bandwidth, slew rate, gain, input-output configuration, output balance error, low power consumption, etc.

File format: PDF Size:446 KB

AD8123 is a triple differential receiver with adjustable line equalization from Analog Devices. It can be used for keyboard-video-mouse (KVM), digital signage, RGB video over UTP cables and professional audio applications.

File format: PDF Size:728 KB

The ADA4938-x is a low noise, ultralow distortion, high speed differential ADC driver.

File format: PDF Size:567 KB

AD8396 is a low power, high output current, dual-port ADSL/ADSL2+ line driver. It features integrated feedback and gain resistors, integrated biasing network, and is ideal for use as an ADSL/ADSL2+ dual-channel Central Office (CO) line driver. It has high output voltage and current drive capabilities.

File format: PDF Size:274 KB

The AD8390A is a low power, high output current differential amplifier, ideal for ADSL and ADSL2+ central office and customer premises equipment applications. It features a voltage feedback amplifier, enables high current differential applications, operates at low power, supports single or dual supply operation, and provides high output voltage and current drive.

File format: PDF Size:89 KB

AD600/AD602 are dual-channel, low noise, wideband variable gain amplifiers with linear dB gain response and 2 gain ranges. They feature accurate absolute gain, low input noise, low distortion, high bandwidth, and stable group delay. These products are suitable for ultrasound imaging systems, high-performance audio and RF AGC systems, signal measurement, and other applications.

File format: PDF Size:557 KB

ADV601 is a low-cost multi-format video codec that features precise compressed bit rate control, field-independent compression, flexible video interface, supports all common formats including CCIR-656, general purpose 8-, 16- or 32-bit host interface with 512 deep 32-bit FIFO.

File format: PDF Size:435 KB

File format: PDF Size:0 KB

The AD9848 and AD9849 are highly integrated CCD signal processors for digital still cameras. They have multiple features and functions, including Correlated Double Sampler (CDS), Pixel Gain Amplifier (PxGA®), Variable Gain Amplifier (VGA), A/D Converter, Black Level Clamp, etc.

File format: PDF Size:1450 KB

This document introduces the AD9920A product, which is a highly integrated charge-coupled device (CCD) signal processor for digital still camera applications. It includes 19-channel V-driver, 1.8V AFETG core, 24 programmable vertical clock signals, correlated double sampler (CDS) with −3dB, 0dB, +3dB, and +6dB gain, 12-bit, 40.5MHz analog-to-digital converter (ADC), black level clamp with variable level control, complete on-chip timing generator, Precision Timing core with ~400ps resolution, on-chip 3V horizontal and RG drivers, general-purpose outputs (GPOs) for shutter and system support, on-chip sync generator with external sync input, on-chip 1.8V low dropout (LDO) regulator, 105-ball, 8mm×8mmCSP_BGA package.

File format: PDF Size:1181 KB

ADT7516/ADT7517/ADT7519 is a SPI/I2C compatible, temperature sensor, 4-channel ADC and quad voltage output DAC

File format: PDF Size:1351 KB

The AD7655 is a low-cost, 4-channel, 16-bit, 1 MSPS PulSAR® ADC. It features 2 track-and-hold amplifiers, an analog input voltage range of 0V to 5V, and a parallel/serial 5V/3V interface, among other characteristics.

File format: PDF Size:662 KB

The AD1859 is a complete 16-/18-bit single-chip stereo digital audio playback subsystem. It comprises a variable rate digital interpolation filter, a revolutionary multibit sigma-delta (∑∆) modulator with dither, a jitter-tolerant DAC, switched capacitor and continuous time analog filters, and analog output drive circuitry. Other features include an on-chip stereo attenuator and mute, programmed through an SPI-compatible serial control port. The key differentiating feature of the AD1859 is its asynchronous master clock capability. Previous ∑∆ audio DACs required a high frequency master clock at 256 or 384 times the intended audio sample rate. The generation and management of this high frequency synchronous clock is burdensome to the board level designer. The analog performance of conventional single bit ∑∆ DACs is also dependent on the spectral purity of the sample and master clocks. The AD1859 has a digital Phase Locked Loop (PLL) which allows the master clock to be asynchronous, and which also strongly rejects jitter on the sample clock (left/right clock). The digital PLL allows the AD1859 to be clocked with a single frequency (27 MHz for example) while the sample frequency (as determined from the left/right clock) can vary over a wide range. The digital PLL will lock to the new sample rate in approximately 100 ms. Jitter components 15 Hz above and below the sample frequency are rejected by 6 d

File format: PDF Size:303 KB

File format: PDF Size:496 KB

The DAC8143 is a 12-bit serial-input daisy-chain CMOS D/A converter that features serial data input and buffered serial data output. It was designed for single-channel and multichannel data acquisition systems with high performance and low cost requirements.

File format: PDF Size:182 KB

This document introduces the function characteristics of ADV7121/ADV7122, including 80MHz sampling rate, triple 10-bit D/A converters, RS-343A/RS-170 compatible outputs, TTL compatible inputs, +5V CMOS monolithic construction, 40-pin DIP package (ADV7121), 44-pin PLCC package (ADV7122) and 48-lead TQFP (ADV7122)

File format: PDF Size:197 KB