TEXAS Manuals (Others)

This datasheet provides detailed information on the ULN2001A, ULN2002A, ULN2003A and ULN2004A, including product specifications, features and applications.

File format: PDF Size:164 KB

NE556, SA556, SE556 are dual precision timers, each package contains 2 independent timing circuits

File format: PDF Size:86 KB

NE556, SA556, SE556 DUAL PRECISION TIMERS is a dual precision timer produced by Texas Instruments. It features two independent timing circuits that can be operated in either astable or monostable modes and is interchangeable with Signetics NE556, SA556, and SE556.

File format: PDF Size:86 KB

File format: PDF Size:0 KB

This is a PDF file. It is an advertisement for a chip database.

File format: PDF Size:230 KB

TL494 is a pulse-width-modulation (PWM) control circuit that incorporates complete power control circuitry and offers flexibility to tailor the power-supply control circuitry to a specific application. It contains two error amplifiers, an on-chip adjustable oscillator, a dead-time control comparator, a pulse-steering control flip-flop, a 5V, 5%-precision regulator, and output-control circuits.

File format: PDF Size:448 KB

This is a precision clock that can time from microseconds to hours, has an adjustable duty cycle, can be used for oscillation or monostable operation, and has a TTL-compatible output that can sink or source up to 200 mA.

File format: PDF Size:581 KB

This data sheet provides detailed information on the features and characteristics of the NA555, NE555, SA555, and SE555 precision timers. These devices are precision timing circuits capable of producing accurate time delays or oscillation.

File format: PDF Size:379 KB

TMS320C203, TMS320C209, TMS320LC203 are digital signal processors designed by Texas Instruments based on the T320C2xLP Core CPU. The architecture has six internal buses for increased parallelism and performance. Features of the series include a 32-bit ALU/Accumulator, a 16 x 16-bit single-cycle multiplier with a 32-bit product, block moves for data, program, and I/O space, and a hardware repeat instruction.

File format: PDF Size:1119 KB

TMS320C5x, TMS320LC5x DIGITAL SIGNAL PROCESSORS

File format: PDF Size:1239 KB

TMS320C5x, TMS320LC5x digital signal processors feature a powerful 16-bit TMS320C5x CPU, single-cycle 16×16-bit multiply/add, 224K×16-bit maximum addressable external memory space, multiple packaging options, low power dissipation, and power-down modes.

File format: PDF Size:1239 KB

This data sheet provides complete design documentation for the second-generation devices of the TMS320 family.

File format: PDF Size:559 KB

The features and characteristics of TMS320F28335, TMS320F28334, TMS320F28332 digital signal controllers (DSCs) are introduced, including functions, pins, memory maps, etc.

File format: PDF Size:2067 KB

File format: PDF Size:0 KB

The TMS320F28335, TMS320F28334, TMS320F28332 Digital Signal Controllers (DSCs) Data Manual describes the features, characteristics, and functional overview of the products.

File format: PDF Size:1289 KB

This manual describes the features of the TMS320F2833x and TMS320F2823x digital signal controllers (DSCs).

File format: PDF Size:1912 KB

This document is a data manual for TMS320F28335, TMS320F28334, TMS320F28332 TMS320F28235, TMS320F28234, TMS320F28232 Digital Signal Controllers (DSCs). The manual provides information on the features and functional overview of the products.

File format: PDF Size:1912 KB

This manual introduces TI's SM320F2810-EP, SM320F2811-EP, SM320F2812-EP SM320C2810-EP, SM320C2811-EP, SM320C2812-EP digital signal processors

File format: PDF Size:1967 KB

This document introduces the technical specifications of TMS320F2810 and TMS320F2812 digital signal processors, including high-performance static CMOS technology, 150 MHz (6.67-ns cycle time), low-power (1.8-V core, 3.3-V I/O) design, 3.3-V flash programming voltage, high-performance CPU (C28x), 16 x 16 and 32 x 32 MAC operations, 16 x 16 dual MAC, Harvard bus architecture, atomic operations, fast interrupt response and processing, unified memory programming model, 4M linear program address reach, 4G linear data address reach, code-efficient (in C/C++ and Assembly), and TMS320F24x/LF240x processor source code compatible.

File format: PDF Size:1362 KB