TEXAS Manuals (Industrial)

This document describes the features and characteristics of TPS2220A, TPS2223A, TPS2224A, and TPS2226A CardBus power-interface switches. These switches allow controlled distribution of 3.3V, 5V, and 12V voltage to each card slot and feature current-limiting and thermal protection.

File format: PDF Size:427 KB

the TPIC46L01, TPIC46L02, and TPIC46L03 are low-side predrivers that provide serial input interface and parallel input interface to control six external field-effect transistor(FET) power switches such as offered in the TI TPIC family of power arrays. These devices are designed primarily for low-frequency switching, inductive load applications such as solenoids and relays. Fault status for each channel is available in a serial-data port (SDA).

File format: PDF Size:256 KB

The TPA6043A4 is a stereo audio power amplifier and DirectPath™ headphone amplifier with fully differential architecture and high PSRR. It is capable of delivering 2W power continuously into 4-ohm loads at 5V voltage, and has a built-in 4-step gain control for the speaker amplifier and a fixed -1.5V/V gain for the headphone amplifier, minimizing the need for external components.

File format: PDF Size:1067 KB

This document is a data manual for TMS320R2811 and TMS320R2812 Digital Signal Processors, providing information on the features and characteristics of these products.

File format: PDF Size:2022 KB

The TLV7211 and TLV7211A are micropower CMOS comparators ideal for space- and weight-critical designs. They feature the SOT-23-5 package, small input offset voltage, and fast response time, making them suitable for small portable electronic devices such as mobile phones and notebook computers.

File format: PDF Size:470 KB

The TLE214x and TLE214xA devices are high-performance, internally compensated operational amplifiers built using Texas Instruments complementary bipolar Excalibur process. The TLE214xA is a tighter offset voltage grade of the TLE214x. Both are pin-compatible upgrades to standard industry products. The design incorporates an input stage that simultaneously achieves low audio-band noise of 10.5 nV/√Hz with a 10-Hz 1/f corner and symmetrical 40-V/µs slew rate typically with loads up to 800 pF. The resulting low distortion and high power bandwidth are important in high-fidelity audio applications. A fast settling time of 340 ns to 0.1% of a 10-V step with a 2-kΩ/100-pF load is useful in fast actuator/positioning drivers. Under similar test conditions, settling time to 0.01% is 400 ns. The devices are stable with capacitive loads up to 10 nF, although the 6-MHz bandwidth decreases to 1.8 MHz at

File format: PDF Size:1302 KB

TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C are Texas Instruments' high-performance IMPACT-X  PAL circuits. They feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X circuits combine low power consumption, small size and high speed.

File format: PDF Size:213 KB

This document is about THS4031 and THS4032, which are ultralow voltage noise, high-speed voltage feedback amplifiers that are ideal for applications requiring low voltage noise, including communications and imaging. The single amplifier THS4031 and the dual amplifier THS4032 offer very good ac performance with 100-MHz bandwidth (G = 2), 100-V/ms slew rate, and 60-ns settling time (0.1%). The THS4031 and THS4032 are unity gain stable with 275-MHz bandwidth. These amplifiers have a high drive capability of 90 mA and draw only a small amount of current.

File format: PDF Size:1104 KB

File format: PDF Size:0 KB

File format: PDF Size:0 KB

The CDCF2510 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver from Texas Instruments. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCF2510 operates at 3.3V VCC. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads. One bank of ten outputs provide ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. The outputs can be enabled/disabled with the control (G) input. When the G input is high, the outputs switch in phase.

File format: PDF Size:141 KB

CD54HC640 and CD74HC640 are inverting buffers. The direction of data flow (A to B, B to A) is controlled by the DIR input. Outputs are enabled by a low on the Output Enable input (OE); a high OE puts these devices in the high impedance state.

File format: PDF Size:273 KB

CD54ACT138 and CD74ACT138 are 3-line to 8-line decoders/demultiplexers designed for high-performance memory decoding and data routing applications. They have short propagation delay times and reduced power consumption, and can be used to minimize the effects of system decoding. They incorporate three enable inputs to simplify cascading and/or data reception. They feature balanced propagation delays and SCR-Latchup-resistant CMOS process and circuit design. They support a fanout of up to 15 F devices and exceed 2kV ESD protection.

File format: PDF Size:335 KB

File format: PDF Size:0 KB

File format: PDF Size:0 KB

This document describes a 1-bit to 2-bit address driver designed for 2.3V to 3.6V VCC operation. Diodes to VCC have been added on the inputs to clamp overshoot. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The outputs, which are designed to sink up to 12 mA, include series damping resistors to reduce overshoot and undershoot. The ALVCHS162830A is an improved version of the LVCHS162830 (non-A version) and has been optimized for lower power consumption and higher AC drive. Higher AC drive provides capability to drive loads with a faster edge rate. To ensure the high-impedance state during power up or power down, the output-enable (OE) input should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

File format: PDF Size:128 KB

The eZ430-Chronos™ Development Tool User's Guide is a user guide for the eZ430-Chronos™ development tool, which describes the features and characteristics of the product.

File format: PDF Size:6936 KB

This document describes the SN54LVC06A and SN74LVC06A hex inverter buffers/drivers with open-drain outputs. These devices operate in the voltage range of 1.65V to 3.6V and have fast propagation delay and low power consumption. They can be used as translators in mixed 3.3V/5V system environments.

File format: PDF Size:360 KB

This document describes the features and characteristics of SN5486, SN54LS86A, SN54S86 SN7486, SN74LS86A, SN74S86, which are quadruple 2-input exclusive-OR gates.

File format: PDF Size:631 KB

SN74HC163 is a 4-bit synchronous, presettable counter featuring an internal carry look-ahead for application in high-speed counting designs.

File format: PDF Size:623 KB