National Semiconductor MM54C195/MM74C195 4-Bit Registers handbook

Update: 30 September, 2023

The MM54C195 is MM74C195 CMOS 4-bit registers features parallel inputs, parallel outputs, J-K serial inputs, shift-load control input and a direct overriding clear. The register has two modes of operation, parallel load and shift. Parallel loading is accomplished by applying the four bits of data and taking the shift-load control of input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input. During parallel loading, serial data flow is inhibited. Serial shifting is accomplished synchronously when the shift-load control input is high. Serial data for this mode is entered at the J-K inputs. These inputs allow the first stage to perform as a J-K, D or T-type flip flop as shown in the truth table.

---

Brand: National

File format: PDF

Size: 129 KB

MD5 Checksum: 95E004D9264A9AFA39EC45164DB3E43E

Publication date: 07 August, 2012

Downloads: -

PDF Link: National Semiconductor MM54C195/MM74C195 4-Bit Registers handbook PDF