

LM3S2620 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

DS-LM3S2620-1972

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







LUMINARY MICRO[™]

Table of Contents

About	This Document	20
Audien	ce	20
About 7	This Manual	20
Related	Documents	20
Docum	entation Conventions	20
1	Architectural Overview	22
1.1	Product Features	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
_		
2 2.1	ARM Cortex-M3 Processor Core	
	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Метогу Мар	
4	Interrupts	44
5	JTAG Interface	47
5.1	Block Diagram	48
5.2	Functional Description	48
5.2.1	JTAG Interface Pins	49
5.2.2	JTAG TAP Controller	50
5.2.3	Shift Registers	51
5.2.4	Operational Considerations	51
5.3	Initialization and Configuration	54
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	
6 .1	Functional Description	
6.1.1	Device Identification	
6.1.2	Reset Control	
0.1.2		00

6.1.3	Power Control	61
6.1.4	Clock Control	
6.1.5	System Control	
6.2	Initialization and Configuration	
6.3	Register Map	
	Register Descriptions	
6.4		
7	Hibernation Module	
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	Register Access Timing	
7.2.2	Clock Source	119
7.2.3	Battery Management	119
7.2.4	Real-Time Clock	119
7.2.5	Non-Volatile Memory	120
7.2.6	Power Control	120
7.2.7	Interrupts and Status	120
7.3	Initialization and Configuration	121
7.3.1	Initialization	
7.3.2	RTC Match Functionality (No Hibernation)	
7.3.3	RTC Match/Wake-Up from Hibernation	
7.3.4	External Wake-Up from Hibernation	
7.3.5	RTC/External Wake-Up from Hibernation	
7.4	Register Map	
	-	
75	Register Descriptions	123
7.5	Register Descriptions	
8	Internal Memory	136
8 8.1	Internal Memory Block Diagram	136 136
8 8.1 8.2	Internal Memory Block Diagram Functional Description	136 136 136
8 8.1 8.2 8.2.1	Internal Memory Block Diagram Functional Description SRAM Memory	136 136 136 136
8 8.1 8.2 8.2.1 8.2.2	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory	136 136 136 136 137
8 8.1 8.2 8.2.1	Internal Memory	136 136 136 136 137 138
8 8.1 8.2 8.2.1 8.2.2	Internal Memory	136 136 136 136 137 138 138
8 8.1 8.2 8.2.1 8.2.2 8.3	Internal Memory	136 136 136 136 137 138 138
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1	Internal Memory	136 136 136 137 138 138 138 139
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming	136 136 136 137 138 138 138 139
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4	Internal Memory	136 136 136 137 138 138 139 139 140
8 8.1 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6	Internal Memory	136 136 136 137 138 138 139 139 140 147
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset)	136 136 136 137 138 138 139 139 140 147 160
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Functional Description	136 136 136 137 138 138 139 139 140 147 160
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 	Internal Memory	136 136 136 137 138 139 139 140 147 160 161
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9.1 9.1.1 9.1.2	Internal Memory	136 136 137 138 138 139 139 140 147 160 161 162
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 	Internal Memory	136 136 136 137 138 139 139 140 147 160 161 162 163
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 	Internal Memory	136 136 136 137 138 139 139 140 147 160 161 162 163 163
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Description (System Control Offset) Functional Description Data Control Interrupt Control Mode Control Commit Control Pad Control	136 136 137 138 139 139 140 147 160 161 162 163 163 163
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 	Internal Memory	136 136 137 138 139 139 140 147 160 161 162 163 163 163 163
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 9.2 	Internal Memory	136 136 137 138 139 139 140 147 160 161 162 163 163 163 163 163
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 	Internal Memory	136 136 136 137 138 139 139 140 147 160 161 162 163 163 163 163 163 164

10	General-Purpose Timers	201
10.1	Block Diagram	201
10.2	Functional Description	202
10.2.1	GPTM Reset Conditions	203
10.2.2	32-Bit Timer Operating Modes	203
10.2.3	16-Bit Timer Operating Modes	204
10.3	Initialization and Configuration	208
10.3.1	32-Bit One-Shot/Periodic Timer Mode	
10.3.2	32-Bit Real-Time Clock (RTC) Mode	209
10.3.3	16-Bit One-Shot/Periodic Timer Mode	
10.3.4	16-Bit Input Edge Count Mode	210
10.3.5	16-Bit Input Edge Timing Mode	
10.3.6	16-Bit PWM Mode	
10.4	Register Map	
10.5	Register Descriptions	
11 11.1	Watchdog Timer	
	Block Diagram	
11.2	Functional Description	
11.3	Initialization and Configuration	
11.4	Register Map	
11.5	Register Descriptions	
12	Universal Asynchronous Receivers/Transmitters (UARTs)	260
12.1	Block Diagram	
12.2	Functional Description	261
12.2.1	Transmit/Receive Logic	261
12.2.2	Baud-Rate Generation	262
12.2.3	Data Transmission	263
12.2.4	Serial IR (SIR)	263
12.2.5	FIFO Operation	264
12.2.6	Interrupts	264
12.2.7	Loopback Operation	265
12.2.8	IrDA SIR block	265
12.3	Initialization and Configuration	265
12.4	Register Map	266
12.5	Register Descriptions	267
13	Synchronous Serial Interface (SSI)	301
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	Bit Rate Generation	
13.2.2	FIFO Operation	
13.2.3	Interrupts	
13.2.3	Frame Formats	
13.3	Initialization and Configuration	
13.4	Register Map	
13.4	Register Descriptions	
14	Inter-Integrated Circuit (I ² C) Interface	
14.1	Block Diagram	338

14.2	Functional Description	338
14.2.1	I ² C Bus Functional Overview	339
14.2.2	Available Speed Modes	341
14.2.3	Interrupts	
14.2.4	Loopback Operation	
14.2.5	Command Sequence Flow Charts	342
14.3	Initialization and Configuration	
14.4	I ² C Register Map	350
14.5	Register Descriptions (I ² C Master)	351
14.6	Register Descriptions (I2C Slave)	
15	Controller Area Network (CAN) Module	
15.1	Controller Area Network Overview	
15.2	Controller Area Network Features	
15.3	Controller Area Network Block Diagram	
15.4	Controller Area Network Functional Description	
15.4.1	Initialization	
15.4.2		
	Transmitting Message Objects	
15.4.4	Configuring a Transmit Message Object	
15.4.5		
	Accepting Received Message Objects	
	Receiving a Data Frame	
	Receiving a Remote Frame	
	Receive/Transmit Priority	
	Configuring a Receive Message Object	
	Handling of Received Message Objects	
	Handling of Interrupts	
	Bit Timing Configuration Error Considerations	
	Bit Time and Bit Rate	
	Calculating the Bit Timing Parameters	
15.5	Controller Area Network Register Map	
15.6	Register Descriptions	
16	Analog Comparators	
16.1	Block Diagram	
16.2	Functional Description	
16.2.1	Internal Reference Programming	
16.3	Initialization and Configuration	
16.4	Register Map	
16.5	Register Descriptions	
17	Pulse Width Modulator (PWM)	
17.1	Block Diagram	
17.2	Functional Description	
17.2.1	PWM Timer	
17.2.2	PWM Comparators	
17.2.3	PWM Signal Generator	
17.2.4	Dead-Band Generator	
17.2.5	Interrupt Selector	430

17.2.6	Synchronization Methods	430
17.2.7	Fault Conditions	431
17.2.8	Output Control Block	431
17.3	Initialization and Configuration	431
17.4	Register Map	
17.5	Register Descriptions	433
18	Quadrature Encoder Interface (QEI)	462
18.1	Block Diagram	
18.2	Functional Description	
18.3	Initialization and Configuration	465
18.4	Register Map	465
18.5	Register Descriptions	466
19	Pin Diagram	479
20	Signal Tables	480
21	Operating Characteristics	494
22	Electrical Characteristics	495
22.1	DC Characteristics	
22.1.1	Maximum Ratings	495
22.1.2	Recommended DC Operating Conditions	495
22.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	496
22.1.4	Power Specifications	496
22.1.5	Flash Memory Characteristics	498
22.2	AC Characteristics	498
22.2.1	Load Conditions	498
	Clocks	
	Analog Comparator	
22.2.4	I ² C	499
22.2.5		
22.2.6	Synchronous Serial Interface (SSI)	
22.2.7	JTAG and Boundary Scan	
22.2.8	General-Purpose I/O	
22.2.9	Reset	
23	Package Information	
Α	Serial Flash Loader	
A.1	Serial Flash Loader	
A.2		
A.2.1	UART	
A.2.2	SSI	
A.3	Packet Handling	
A.3.1	Packet Format	
A.3.2	Sending Packets	
A.3.3	Receiving Packets	
A.4	Commands	
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	DII

	COMMAND_SEND_DATA (0x24)	
	COMMAND_RUN (0x22) COMMAND RESET (0x25)	
в	Register Quick Reference	
С	Ordering and Contact Information	532
C.1	Ordering Information	
C.2	Kits	
C.3	Company Information	
~ 1		500
C.4	Support Information	

List of Figures

Figure 1-1.	Stellaris [®] 2000 Series High-Level Block Diagram	29
Figure 2-1.	CPU Block Diagram	37
Figure 2-2.	TPIU Block Diagram	38
Figure 5-1.	JTAG Module Block Diagram	48
Figure 5-2.	Test Access Port State Machine	51
Figure 5-3.	IDCODE Register Format	56
Figure 5-4.	BYPASS Register Format	57
Figure 5-5.	Boundary Scan Register Format	57
Figure 6-1.	External Circuitry to Extend Reset	59
Figure 7-1.	Hibernation Module Block Diagram	118
Figure 8-1.	Flash Block Diagram	136
Figure 9-1.	GPIO Port Block Diagram	161
Figure 9-2.	GPIODATA Write Example	162
Figure 9-3.	GPIODATA Read Example	162
Figure 10-1.	GPTM Module Block Diagram	202
Figure 10-2.	16-Bit Input Edge Count Mode Example	206
Figure 10-3.	16-Bit Input Edge Time Mode Example	207
Figure 10-4.	16-Bit PWM Mode Example	208
Figure 11-1.	WDT Module Block Diagram	237
Figure 12-1.	UART Module Block Diagram	261
Figure 12-2.	UART Character Frame	262
Figure 12-3.	IrDA Data Modulation	
Figure 13-1.	SSI Module Block Diagram	301
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	304
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	304
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	306
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	307
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	308
-	MICROWIRE Frame Format (Single Frame)	
	MICROWIRE Frame Format (Continuous Transfer)	
	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
Figure 14-1.	I ² C Block Diagram	338
Figure 14-2.	I ² C Bus Configuration	
Figure 14-3.	START and STOP Conditions	
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	340
Figure 14-5.	R/S Bit in First Byte	
Figure 14-6.	Data Validity During Bit Transfer on the I ² C Bus	340
Figure 14-7.	Master Single SEND	343
Figure 14-8.	Master Single RECEIVE	
Figure 14-9.	Master Burst SEND	345
	Master Burst RECEIVE	
Figure 14-11.	Master Burst RECEIVE after Burst SEND	347

Figure 14-12.	Master Burst SEND after Burst RECEIVE	. 348
Figure 14-13.	Slave Command Sequence	349
Figure 15-1.	CAN Module Block Diagram	374
Figure 15-2.	CAN Bit Time	381
Figure 16-1.	Analog Comparator Module Block Diagram	415
Figure 16-2.	Structure of Comparator Unit	
Figure 16-3.	Comparator Internal Reference Structure	417
Figure 17-1.	PWM Module Block Diagram	427
Figure 17-2.	PWM Count-Down Mode	428
Figure 17-3.	PWM Count-Up/Down Mode	429
Figure 17-4.	PWM Generation Example In Count-Up/Down Mode	429
Figure 17-5.	PWM Dead-Band Generator	430
Figure 18-1.	QEI Block Diagram	462
Figure 18-2.	Quadrature Encoder and Velocity Predivider Operation	464
Figure 19-1.	Pin Connection Diagram	479
Figure 22-1.	Load Conditions	498
Figure 22-2.	I ² C Timing	500
Figure 22-3.	Hibernation Module Timing	501
Figure 22-4.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	. 501
Figure 22-5.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	502
Figure 22-6.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	. 502
Figure 22-7.	JTAG Test Clock Input Timing	503
Figure 22-8.	JTAG Test Access Port (TAP) Timing	504
Figure 22-9.	JTAG TRST Timing	504
Figure 22-10.	External Reset Timing (RST)	505
Figure 22-11.	Power-On Reset Timing	505
Figure 22-12.	Brown-Out Reset Timing	505
Figure 22-13.	Software Reset Timing	506
Figure 22-14.	Watchdog Reset Timing	506
Figure 23-1.	100-Pin LQFP Package	. 507

List of Tables

Table 1.	Documentation Conventions	20
Table 3-1.	Memory Map	
Table 4-1.	Exception Types	
Table 4-2.	Interrupts	45
Table 5-1.	JTAG Port Pins Reset State	49
Table 5-2.	JTAG Instruction Register Commands	
Table 6-1.	System Control Register Map	
Table 7-1.	Hibernation Module Register Map	122
Table 8-1.	Flash Protection Policy Combinations	138
Table 8-2.	Flash Resident Registers	139
Table 8-3.	Flash Register Map	139
Table 9-1.	GPIO Pad Configuration Examples	163
Table 9-2.	GPIO Interrupt Configuration Example	164
Table 9-3.	GPIO Register Map	165
Table 10-1.	Available CCP Pins	202
Table 10-2.	16-Bit Timer With Prescaler Configurations	205
Table 10-3.	Timers Register Map	
Table 11-1.	Watchdog Timer Register Map	238
Table 12-1.	UART Register Map	266
Table 13-1.	SSI Register Map	311
Table 14-1.	Examples of I ² C Master Timer Period versus Speed Mode	341
Table 14-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	350
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	355
Table 15-1.	Transmit Message Object Bit Settings	
Table 15-2.	Receive Message Object Bit Settings	379
Table 15-3.	CAN Protocol Ranges	381
Table 15-4.	CAN Register Map	
Table 16-1.	Comparator 0 Operating Modes	416
Table 16-2.	Comparator 1 Operating Modes	416
Table 16-3.	Comparator 2 Operating Modes	417
Table 16-4.	Internal Reference Voltage and ACREFCTL Field Values	417
Table 16-5.	Analog Comparators Register Map	419
Table 17-1.	PWM Register Map	432
Table 18-1.	QEI Register Map	
Table 20-1.	Signals by Pin Number	480
Table 20-2.	Signals by Signal Name	
Table 20-3.	Signals by Function, Except for GPIO	
Table 20-4.	GPIO Pins and Alternate Functions	491
Table 21-1.	Temperature Characteristics	494
Table 21-2.	Thermal Characteristics	494
Table 22-1.	Maximum Ratings	495
Table 22-2.	Recommended DC Operating Conditions	
Table 22-3.	LDO Regulator Characteristics	496
Table 22-4.	Detailed Power Specifications	497
Table 22-5.	Flash Memory Characteristics	
Table 22-6.	Phase Locked Loop (PLL) Characteristics	498

Table 22-7.	Clock Characteristics	498
Table 22-8.	Crystal Characteristics	499
Table 22-9.	Analog Comparator Characteristics	499
Table 22-10.	Analog Comparator Voltage Reference Characteristics	499
Table 22-11.	I ² C Characteristics	499
Table 22-12.	Hibernation Module Characteristics	500
Table 22-13.	SSI Characteristics	501
Table 22-14.	JTAG Characteristics	502
Table 22-15.	GPIO Characteristics	504
Table 22-16.	Reset Characteristics	504
Table C-1.	Part Ordering Information	532

List of Registers

Register 1: Device Identification 0 (DID0), offset 0x000 66 Register 2: Brown-Out Reset Control (EDOPCTL), offset 0x030 68 Register 3: LDO Power Control (LDOPCTL), offset 0x034 69 Register 4: Raw Interrupt Status (RIS), offset 0x054 70 Register 5: Interrupt Mask Control (MC), offset 0x056 73 Register 7: Reset Cause (RESC), offset 0x060 74 Register 9: XTAL to PLL Translation (PLCCFG), offset 0x060 74 Register 10: Run-Mode Clock Configuration (RCC2), offset 0x070 79 Register 11: Device Capabilities 0 (DCO), offset 0x004 81 Register 12: Device Capabilities 1 (DC1), offset 0x014 82 Register 13: Device Capabilities 2 (DC2), offset 0x014 82 Register 14: Device Capabilities 2 (DC2), offset 0x014 87 Register 15: Device Capabilities 3 (DC3), offset 0x014 89 Register 16: Device Capabilities 3 (DC3), offset 0x016 94 Register 20: Deep Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x100 92 Register 21: Run Mode Clock Gating Control Register 1	System Cor	ntrol	58
Register 3: LDO Power Control (LDOPCTL), offset 0x034 69 Register 4: Raw Interrupt Status (RIS), offset 0x050 70 Register 5: Interrupt Mask Control (MC), offset 0x054 71 Register 6: Masked Interrupt Status and Clear (MISC), offset 0x064 71 Register 7: Reset Cause (RESC), offset 0x05C 73 Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064 74 Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070 79 Register 11: Device Identification 1 (DID1), offset 0x004 82 Register 12: Device Capabilities 0 (DC2), offset 0x010 85 Register 13: Device Capabilities 1 (DC2), offset 0x014 82 Register 15: Device Capabilities 3 (DC3), offset 0x014 87 Register 15: Device Capabilities 3 (DC3), offset 0x010 94 Register 18: Run Mode Clock Gating Control Register 0 (SCGC0), offset 0x100 92 Register 21: Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x124 94 Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x124 101 Register 23:	Register 1:		
Register 4: Raw Interrupt Status (RIS), offset 0x050 70 Register 5: Interrupt Mask Control (IMC), offset 0x054 71 Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058 72 Register 7: Reset Cause (RESC), offset 0x05C 73 Register 8: Run-Mode Clock Configuration (RCC), offset 0x064 74 Register 10: Run-Mode Clock Configuration (PLLCFG), offset 0x064 78 Register 11: Device Capabilities 0 (DCO), offset 0x004 82 Register 12: Device Capabilities 0 (DCO), offset 0x010 82 Register 13: Device Capabilities 1 (DC1), offset 0x010 82 Register 14: Device Capabilities 3 (DC2), offset 0x014 87 Register 15: Device Capabilities 3 (DC2), offset 0x014 87 Register 16: Device Capabilities 3 (DC2), offset 0x016 89 Register 17: Device Capabilities 3 (DC3), offset 0x016 89 Register 17: Device Capabilities 3 (DC3), offset 0x016 89 Register 21: Run Mode Clock Gating Control Register 1 (RCGC0), offset 0x100 92 Register 21: Run Mode Clock Gating Control Regist	Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	68
Register 5: Interrupt Mask Control (IMC), offset 0x054 71 Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058 72 Register 7: Reset Cause (RESC), offset 0x060 73 Register 9: XTAL to PLL Translation (PLLCFG), offset 0x060 74 Register 10: Deep Sleep Clock Configuration (RCC), offset 0x070 79 Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 81 Register 12: Device Capabilities 0 (DCO), offset 0x004 82 Register 13: Device Capabilities 2 (DC2), offset 0x014 87 Register 15: Device Capabilities 2 (DC2), offset 0x014 87 Register 16: Device Capabilities 2 (DC2), offset 0x014 87 Register 17: Device Capabilities 2 (DC2), offset 0x016 91 Register 18: Run Mode Clock Gating Control Register 0 (RCGCO), offset 0x100 92 Register 19: Sleep Mode Clock Gating Control Register 0 (SCGCO), offset 0x110 94 Register 21: Run Mode Clock Gating Control Register 1 (CGCC1), offset 0x12 96 Register 22: Sleep Mode Clock Gating Control Register 1 (CGCC1), offset 0x12 96 Register 23: Deep Sleep Mode Clock Gating Control Reg	Register 3:	LDO Power Control (LDOPCTL), offset 0x034	69
Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058 72 Register 7: Reset Cause (RESC), offset 0x05C 73 Register 8: Kun-Mode Clock Configuration (RCC), offset 0x060 74 Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064 78 Register 11: Deep Sleep Clock Configuration 2 (RCC2), offset 0x070 79 Register 12: Device Identification 1 (DD1), offset 0x004 82 Register 13: Device Capabilities 0 (DC0), offset 0x004 82 Register 14: Device Capabilities 0 (DC0), offset 0x010 85 Register 15: Device Capabilities 3 (DC3), offset 0x018 89 Register 16: Device Capabilities 4 (DC4), offset 0x012 91 Register 17: Device Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 19: Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x100 92 Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x124 104 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 24: Run Mode Clock	Register 4:	Raw Interrupt Status (RIS), offset 0x050	70
Register 7: Reset Cause (RESC), offset 0x05C 73 Register 8: Run-Mode Clock Configuration (RCC), offset 0x064 74 Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x064 78 Register 11: Deep Sleep Clock Configuration 2 (RCC2), offset 0x070 79 Register 12: Device Identification 1 (DD1), offset 0x004 82 Register 13: Device Capabilities 0 (DC0), offset 0x004 82 Register 14: Device Capabilities 1 (DC1), offset 0x014 87 Register 15: Device Capabilities 3 (DC3), offset 0x014 87 Register 16: Device Capabilities 3 (DC3), offset 0x014 89 Register 17: Device Capabilities 3 (DC3), offset 0x016 92 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x110 94 Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x114 101 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x114 101 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (RCGC2), offset 0x144 104 Register 24: Run Mode Cloc	Register 5:	Interrupt Mask Control (IMC), offset 0x054	71
Register 7: Reset Cause (RESC), offset 0x05C 73 Register 8: Run-Mode Clock Configuration (RCC), offset 0x064 74 Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x064 78 Register 11: Deep Sleep Clock Configuration 2 (RCC2), offset 0x070 79 Register 12: Device Identification 1 (DD1), offset 0x004 82 Register 13: Device Capabilities 0 (DC0), offset 0x004 82 Register 14: Device Capabilities 1 (DC1), offset 0x014 87 Register 15: Device Capabilities 3 (DC3), offset 0x014 87 Register 16: Device Capabilities 3 (DC3), offset 0x014 89 Register 17: Device Capabilities 3 (DC3), offset 0x016 92 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x110 94 Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x114 101 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x114 101 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (RCGC2), offset 0x144 104 Register 24: Run Mode Cloc	Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	72
Register 9: XTAL to PLL Translation (PLLCFG), offset 0x0064 78 Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070 79 Register 11: Deey Eleop Clock Configuration (DSLPCLKCFG), offset 0x144 81 Register 12: Device Identification 1 (DID1), offset 0x004 82 Register 13: Device Capabilities 0 (DC0), offset 0x008 84 Register 14: Device Capabilities 1 (DC1), offset 0x014 87 Register 15: Device Capabilities 2 (DC2), offset 0x014 87 Register 17: Device Capabilities 3 (DC3), offset 0x018 89 Register 17: Device Capabilities 3 (DC3), offset 0x016 81 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x110 92 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x114 94 Register 21: Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x114 96 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC2), offset 0x124 104 Register 24: Run Mode Clock Gating Control Register 2 (CCGC2), offset 0x128 111 Regist	Register 7:		
Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070 79 Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 81 Register 12: Device Capabilities 0 (DC0), offset 0x004 82 Register 13: Device Capabilities 0 (DC1), offset 0x010 85 Register 14: Device Capabilities 2 (DC2), offset 0x014 87 Register 15: Device Capabilities 2 (DC3), offset 0x014 87 Register 16: Device Capabilities 2 (DC3), offset 0x014 87 Register 17: Device Capabilities 3 (DC3), offset 0x016 91 Register 18: Sleep Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 21: Run Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 96 Register 22: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x118 109 Register 25: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 111 Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x188 107 </td <td>Register 8:</td> <td>Run-Mode Clock Configuration (RCC), offset 0x060</td> <td> 74</td>	Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	74
Register 11: Device Identification 1 (DID1), offset 0x004 81 Register 12: Device Identification 1 (DID1), offset 0x004 82 Register 13: Device Capabilities 1 (DC1), offset 0x008 84 Register 14: Device Capabilities 1 (DC1), offset 0x010 85 Register 15: Device Capabilities 1 (DC1), offset 0x014 87 Register 16: Device Capabilities 3 (DC3), offset 0x014 87 Register 17: Device Capabilities 4 (DC4), offset 0x01C 91 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x112 96 Register 21: Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x114 101 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 24: Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x18 109 Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x18 107 Register 24: Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 107	Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	78
Register 11: Device Identification 1 (DID1), offset 0x004 81 Register 12: Device Identification 1 (DID1), offset 0x004 82 Register 13: Device Capabilities 1 (DC1), offset 0x008 84 Register 14: Device Capabilities 1 (DC1), offset 0x010 85 Register 15: Device Capabilities 1 (DC1), offset 0x014 87 Register 16: Device Capabilities 3 (DC3), offset 0x014 87 Register 17: Device Capabilities 4 (DC4), offset 0x01C 91 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x112 96 Register 21: Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x114 101 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 24: Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x18 109 Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x18 107 Register 24: Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 107	Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	79
Register 12: Device Identification 1 (DID1), offset 0x004 82 Register 13: Device Capabilities 0 (DC0), offset 0x008 84 Register 14: Device Capabilities 2 (DC2), offset 0x010 85 Register 15: Device Capabilities 2 (DC2), offset 0x014 87 Register 16: Device Capabilities 4 (DC4), offset 0x011 89 Register 17: Device Capabilities 4 (DC4), offset 0x010 91 Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 94 Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 96 Register 21: Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x104 98 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 24: Run Mode Clock Gating Control Register 2 (DCGC2), offset 0x118 107 Register 25: Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118 109 Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118 109 Register 27: Software Reset Control 1 (SRCR1), offset 0x040 113 Register 28: Software Reset Control 2 (SRCR2), offset 0x044 114	Register 11:		
Register 14: Device Capabilities 1 (DC1), offset 0x010 85 Register 15: Device Capabilities 2 (DC2), offset 0x014 87 Register 16: Device Capabilities 3 (DC3), offset 0x018 89 Register 17: Device Capabilities 4 (DC4), offset 0x01C 91 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x100 94 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x120 96 Register 21: Run Mode Clock Gating Control Register 1 (SCGC1), offset 0x14 101 Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x124 104 Register 23: Deep Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x108 107 Register 24: Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 109 Register 25: Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 111 Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 111 Register 27: Software Reset Control 0 (SRCR0), offset 0x040 113 Register 28: Software Reset Control 2 (SRCR2), offset 0x044	Register 12:	Device Identification 1 (DID1), offset 0x004	82
Register 15: Device Capabilities 2 (DC2), offset 0x014 87 Register 16: Device Capabilities 3 (DC3), offset 0x018 89 Register 17: Device Capabilities 4 (DC4), offset 0x01C 91 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 92 Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 94 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x120 96 Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x124 101 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x118 109 Register 25: Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x118 109 Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 111 Register 27: Software Reset Control 0 (SRCR0), offset 0x040 113 Register 28: Software Reset Control 2 (SRCR2), offset 0x048 116 Hibernation RTC Match 0 (HIBRTCM), offset 0x000 124	Register 13:	Device Capabilities 0 (DC0), offset 0x008	84
Register 16: Device Capabilities 3 (DC3), offset 0x018 89 Register 17: Device Capabilities 4 (DC4), offset 0x01C 91 Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x110 92 Register 19: Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 96 Register 20: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x144 98 Register 21: Run Mode Clock Gating Control Register 1 (DCGC1), offset 0x144 101 Register 22: Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x144 101 Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 104 Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x18 107 Register 25: Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x18 109 Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x18 111 Register 27: Software Reset Control 1 (SRCR1), offset 0x044 114 Register 28: Software Reset Control 2 (SRCR2), offset 0x000 124 Register 31: Hibernation RTC Counter (HIBRTCC), offset 0x000 124 Register 32: Hibernation RTC Match 0 (HIBRTCMD), offse	Register 14:	Device Capabilities 1 (DC1), offset 0x010	85
Register 17:Device Capabilities 4 (DC4), offset 0x01C91Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10092Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11094Register 20:Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x12096Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x12096Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114101Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124104Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 1 (SRCR0), offset 0x040113Register 28:Software Reset Control 2 (SRCR2), offset 0x044114Register 3:Hibernation RTC Match 0 (HIBRTCM), offset 0x004125Register 4:Hibernation RTC Match 1 (HIBRTCL1), offset 0x004126Register 5:Hibernation RTC Match 1 (HIBRTCL1), offset 0x014130Register 7:Hibernation RTC Match 1 (HIBRTCM1), offset 0x004127Register 6:Hibernation RTC Match 1 (HIBRTCM1), offset 0x004128Register 7:Hibernation RTC Match 1 (HIBRTCM1), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x014131Register 7: </td <td>Register 15:</td> <td>Device Capabilities 2 (DC2), offset 0x014</td> <td> 87</td>	Register 15:	Device Capabilities 2 (DC2), offset 0x014	87
Register 18:Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x10092Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11094Register 20:Deep Sleep Mode Clock Gating Control Register 1 (RCGC1), offset 0x12096Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x11498Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114101Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124104Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 1 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x000124Register 31:Hibernation RTC Counter (HIBRTCC), offset 0x004125Register 4:Hibernation RTC Match 1 (HIBRTCM1), offset 0x004126Register 5:Hibernation RTC Match 1 (HIBRTCM1), offset 0x014130Register 6:Hibernation Raw Interrupt Mask (HIBMI), offset 0x014130Register 7:Hibernation RTC Match 1 (HIBRTCM1), offset 0x014130Register 7:Hibernation RTC Match 1 (HIBRTCM1), offset 0x014130Register 7:Hibernation RTC Match 1 (HIBRTCM1), offset 0x014131Register	Register 16:	Device Capabilities 3 (DC3), offset 0x018	89
Register 19:Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x11094Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12096Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10498Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114101Register 23:Deep Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x124104Register 24:Run Mode Clock Gating Control Register 2 (SCGC2), offset 0x128107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x044114Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x004125Register 3:Hibernation RTC Counter (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 0 (HIBRTCM1), offset 0x004126Register 4:Hibernation RTC Match 1 (HIBRTCLD), offset 0x014130Register 5:Hibernation RTC Match 1 (HIBRTCLD), offset 0x014131Register 6:Hibernation RTC Mask (HIBIM), offset 0x020133Register 7:Hibernation Interrupt Status (HIBRIS), offset 0x018131Register 7:Hibernation Raw Interrupt Status (HIBIS), offset 0x018131Register 8:Hibernation RTC Trim (HIBRTCT), offset 0x020133Register 9:Hibernat	Register 17:	Device Capabilities 4 (DC4), offset 0x01C	91
Register 20:Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x12096Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10498Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114101Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124104Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Deep Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x004125Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 3:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x007124Register 4:Hibernation Control (HIBCTL), offset 0x010128Register 5:Hibernation RTC Load (HIBRTCLD), offset 0x014130Register 7:Hibernation RTC Match 1 (HIBRTCL), offset 0x018131Register 7:Hibernation Interrupt Mask (HIBIN), offset 0x014130Register 7:Hibernation Interrupt Status (HIBRS), offset 0x018131Register 7:Hibernation Interrupt Status (HIBRS), offset 0x018131Register 8:Hibernation RTC Trim (HIB	Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	92
Register 21:Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x10498Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114101Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124104Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116Hibernation Module117117Register 2:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 3:Hibernation RTC Match 0 (HIBRTCM1), offset 0x004125Register 4:Hibernation RTC Match 1 (HIBRTCLD), offset 0x004126Register 5:Hibernation RTC Load (HIBRTCLD), offset 0x010128Register 6:Hibernation RTC Load (HIBRTCLD), offset 0x014130Register 7:Hibernation Interrupt Mask (HIBIN), offset 0x014131Register 9:Hibernation Interrupt Status (HIBRIS), offset 0x012132Register 9:Hibernation Interrupt Status (HIBRIS), offset 0x012133Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x024134Register 10:Hibernation RC Trim (HIBRTCT), offset 0x024134Register	Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	94
Register 22:Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114101Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124104Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116HibernationModule117Register 2:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 3:Hibernation RTC Match 0 (HIBRTCM1), offset 0x004125Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000128Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x016131Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x01C132Register 8:Hibernation RTC Trim (HIBRTCT), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation RTC Trim (HIBRTCT), offset 0x020133Register 11:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation R	Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	96
Register 23:Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124104Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116HibernationModule117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM1), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x004126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000124Register 5:Hibernation RTC Load (HIBRTCLD), offset 0x000126Register 6:Hibernation RTC Load (HIBRTCLD), offset 0x001128Register 7:Hibernation RTC Load (HIBRTL), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x01C131Register 8:Hibernation RTC Trim (HIBRTCT), offset 0x020133Register 9:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 10:Hibernation Raw Interrupt Status (HIBMIS), offset 0x01C132Register 11:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation RTC Trim (HIBRTCT	Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	98
Register 24:Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108107Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116Hibernation Module117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000128Register 5:Hibernation Control (HIBCTL), offset 0x014130Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x01C132Register 8:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 9:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136136Register 11:Flash Memory Address (FMA), offset 0x000141	Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	101
Register 25:Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118109Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116Hibernation Module117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation Control (HIBCTL), offset 0x010128Register 5:Hibernation Control (HIBCTL), offset 0x014130Register 7:Hibernation Raw Interrupt Mask (HIBIN), offset 0x018131Register 8:Hibernation Raw Interrupt Status (HIBRIS), offset 0x016132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136136136Register 1:Flash Memory Address (FMA), offset 0x000141	Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	104
Register 26:Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128111Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116HibernationModule117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCLD), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x016132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C136Register 11:Flash Memory Address (FMA), offset 0x000141	Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	107
Register 27:Software Reset Control 0 (SRCR0), offset 0x040113Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116HibernationModule117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000127Register 5:Hibernation Control (HIBCTL), offset 0x000128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136136Register 11:Flash Memory Address (FMA), offset 0x000141	Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	109
Register 28:Software Reset Control 1 (SRCR1), offset 0x044114Register 29:Software Reset Control 2 (SRCR2), offset 0x048116HibernationModule117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136136Register 1:Flash Memory Address (FMA), offset 0x000141	Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	111
Register 29:Software Reset Control 2 (SRCR2), offset 0x048116HibernationModule117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation RTC Trim (HIBRTCT), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136Register 1:Flash Memory Address (FMA), offset 0x000141	Register 27:	Software Reset Control 0 (SRCR0), offset 0x040	113
HibernationModule117Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 9:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136Register 1:Flash Memory Address (FMA), offset 0x000141	Register 28:	Software Reset Control 1 (SRCR1), offset 0x044	114
Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x010132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136Register 1:Flash Memory Address (FMA), offset 0x000141	Register 29:	Software Reset Control 2 (SRCR2), offset 0x048	116
Register 1:Hibernation RTC Counter (HIBRTCC), offset 0x000124Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x000127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x010132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136Register 1:Flash Memory Address (FMA), offset 0x000141	Hibernation	Module	117
Register 2:Hibernation RTC Match 0 (HIBRTCM0), offset 0x004125Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x00C127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x030-0x12C134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C136Register 11:Flash Memory Address (FMA), offset 0x000141			
Register 3:Hibernation RTC Match 1 (HIBRTCM1), offset 0x008126Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x00C127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal MemoryIash Memory Address (FMA), offset 0x000141	-		
Register 4:Hibernation RTC Load (HIBRTCLD), offset 0x00C127Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory	-		
Register 5:Hibernation Control (HIBCTL), offset 0x010128Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory	•		
Register 6:Hibernation Interrupt Mask (HIBIM), offset 0x014130Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136Register 1:Flash Memory Address (FMA), offset 0x000141	-		
Register 7:Hibernation Raw Interrupt Status (HIBRIS), offset 0x018131Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136Register 11:Flash Memory Address (FMA), offset 0x000141	-		
Register 8:Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C132Register 9:Hibernation Interrupt Clear (HIBIC), offset 0x020133Register 10:Hibernation RTC Trim (HIBRTCT), offset 0x024134Register 11:Hibernation Data (HIBDATA), offset 0x030-0x12C135Internal Memory136Register 1:Flash Memory Address (FMA), offset 0x000141	-		
Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020 133 Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024 134 Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C 135 Internal Memory 136 Register 1: Flash Memory Address (FMA), offset 0x000 141	-		
Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024 134 Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C 135 Internal Memory 136 Register 1: Flash Memory Address (FMA), offset 0x000 141	Register 9:		
Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C 135 Internal Memory 136 Register 1: Flash Memory Address (FMA), offset 0x000 141	Register 10:		
Internal Memory 136 Register 1: Flash Memory Address (FMA), offset 0x000 141	Register 11:		
Register 1: Flash Memory Address (FMA), offset 0x000 141	-		
	Register 2:		

Register 3:	Flash Memory Control (FMC), offset 0x008	. 143
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	. 146
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	. 147
Register 7:	USec Reload (USECRL), offset 0x140	
Register 8:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	. 149
Register 9:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	. 150
Register 10:	User Debug (USER_DBG), offset 0x1D0	. 151
Register 11:	User Register 0 (USER_REG0), offset 0x1E0	. 152
Register 12:	User Register 1 (USER_REG1), offset 0x1E4	. 153
Register 13:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	. 154
Register 14:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	. 155
Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	. 156
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	. 157
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	. 159
General-Pu	rpose Input/Outputs (GPIOs)	160
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	. 168
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	. 169
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	. 170
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	. 171
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	. 172
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	. 173
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	. 174
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	. 176
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	. 178
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	. 179
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	. 182
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	
Register 20:	GPIO Commit (GPIOCR), offset 0x524	
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	. 199

Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	. 200
General-Pur	pose Timers	201
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	213
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	. 214
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	. 216
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	. 218
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	. 221
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	. 223
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	. 224
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	. 225
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	. 227
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	. 228
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	. 229
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	230
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	. 231
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	232
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	233
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	. 234
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	
-	imer	237
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	
•	synchronous Receivers/Transmitters (UARTs)	
Register 1:	UART Data (UARTDR), offset 0x000	
-	UART Data (UARTDR), Oliset 0x000	
Register 2: Register 3:	UART Flag (UARTFR), offset 0x018	
Register 3: Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
-	÷ (,	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	210

		~
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	299
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	300
Synchronou	IS Serial Interface (SSI)	301
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	315
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	324
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
-	ated Circuit (I ² C) Interface	
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 1:	I ² C Master Control/Status (I2CMCS), offset 0x000	
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	
•	I ² C Master Timer Period (I2CMTPR), offset 0x006	
Register 4:		
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	360

Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	361
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	362
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	363
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	365
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	366
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	368
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	
•	rea Network (CAN) Module	
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	
Register 3:	CAN Error Counter (CANERR), offset 0x008	
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	
Register 5:	CAN Interrupt (CANINT), offset 0x010	
Register 6:	CAN Test (CANTST), offset 0x014	
Register 7:	CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018	
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	403
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	403
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	404
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	404
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	405
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	405
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	406
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	413

Analog (Comparators	
Register 1	: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	420
Register 2	: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	421
Register 3	: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	422
Register 4	: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	423
Register 5	: Analog Comparator Status 0 (ACSTAT0), offset 0x20	424
Register 6	: Analog Comparator Status 1 (ACSTAT1), offset 0x40	424
Register 7	: Analog Comparator Status 2 (ACSTAT2), offset 0x60	424
Register 8	: Analog Comparator Control 0 (ACCTL0), offset 0x24	425
Register 9	: Analog Comparator Control 1 (ACCTL1), offset 0x44	425
Register 1	0: Analog Comparator Control 2 (ACCTL2), offset 0x64	425
Pulse Wi	dth Modulator (PWM)	427
Register 1	: PWM Master Control (PWMCTL), offset 0x000	434
Register 2	: PWM Time Base Sync (PWMSYNC), offset 0x004	435
Register 3	: PWM Output Enable (PWMENABLE), offset 0x008	436
Register 4	: PWM Output Inversion (PWMINVERT), offset 0x00C	437
Register 5		
Register 6	: PWM Interrupt Enable (PWMINTEN), offset 0x014	439
Register 7	: PWM Raw Interrupt Status (PWMRIS), offset 0x018	440
Register 8	: PWM Interrupt Status and Clear (PWMISC), offset 0x01C	441
Register 9	: PWM Status (PWMSTATUS), offset 0x020	442
Register 1	0: PWM0 Control (PWM0CTL), offset 0x040	443
Register 1	1: PWM1 Control (PWM1CTL), offset 0x080	443
Register 1	2: PWM0 Interrupt Enable (PWM0INTEN), offset 0x044	445
Register 1	3: PWM1 Interrupt Enable (PWM1INTEN), offset 0x084	445
Register 1	4: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	447
Register 1	5: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088	447
Register 1	6: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	448
Register 1	7: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C	448
Register 1	8: PWM0 Load (PWM0LOAD), offset 0x050	449
Register 1	9: PWM1 Load (PWM1LOAD), offset 0x090	449
Register 2	0: PWM0 Counter (PWM0COUNT), offset 0x054	450
Register 2	1: PWM1 Counter (PWM1COUNT), offset 0x094	450
Register 2	2: PWM0 Compare A (PWM0CMPA), offset 0x058	451
Register 2	3: PWM1 Compare A (PWM1CMPA), offset 0x098	451
Register 2		
Register 2	5: PWM1 Compare B (PWM1CMPB), offset 0x09C	452
Register 2	6: PWM0 Generator A Control (PWM0GENA), offset 0x060	453
Register 2	7: PWM1 Generator A Control (PWM1GENA), offset 0x0A0	453
Register 2	8: PWM0 Generator B Control (PWM0GENB), offset 0x064	456
Register 2	9: PWM1 Generator B Control (PWM1GENB), offset 0x0A4	456
Register 3	0: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	459
Register 3		
Register 3	2: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	460
Register 3	3: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC	460
Register 3	4: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	461
Register 3	5: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0	461

Encoder Interface (QEI)	462
QEI Control (QEICTL), offset 0x000	467
QEI Status (QEISTAT), offset 0x004	469
QEI Position (QEIPOS), offset 0x008	470
QEI Maximum Position (QEIMAXPOS), offset 0x00C	471
QEI Timer Load (QEILOAD), offset 0x010	472
QEI Timer (QEITIME), offset 0x014	473
QEI Velocity Counter (QEICOUNT), offset 0x018	474
QEI Velocity (QEISPEED), offset 0x01C	475
QEI Interrupt Enable (QEIINTEN), offset 0x020	476
QEI Raw Interrupt Status (QEIRIS), offset 0x024	477
QEI Interrupt Status and Clear (QEIISC), offset 0x028	478
	Encoder Interface (QEI) QEI Control (QEICTL), offset 0x000 QEI Status (QEISTAT), offset 0x004 QEI Position (QEIPOS), offset 0x008 QEI Maximum Position (QEIMAXPOS), offset 0x00C QEI Timer Load (QEILOAD), offset 0x010 QEI Timer (QEITIME), offset 0x014 QEI Velocity Counter (QEICOUNT), offset 0x018 QEI Velocity (QEISPEED), offset 0x01C QEI Interrupt Enable (QEIINTEN), offset 0x020 QEI Raw Interrupt Status (QEIRIS), offset 0x024 QEI Interrupt Status and Clear (QEIISC), offset 0x028

About This Document

This data sheet provides reference information for the LM3S2620 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 1 on page 20.

Table 1. Documentation Conventions

Notation	Meaning
General Register Nota	tion
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .
bit	A single bit in a register.
bit field	Two or more consecutive and related bits.
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 42.
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.

Notation	Meaning
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S1000 series extends the Stellaris[®] family with larger on-chip memories, enhanced power management, and expanded I/O and control capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core. The Stellaris[®] LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU. The Stellaris[®] LM3S8000 series combines Bosch Controller Area Network technology with both a 10/100 Ethernet MAC and PHY available in an ARM architecture MCU. The Stellaris[®] LM3S8000 series control (MAC) and Physical (PHY) layer.

The LM3S2620 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S2620 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S2620 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S2620 microcontroller perfectly for battery applications.

In addition, the LM3S2620 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S2620 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

1.1 Product Features

The LM3S2620 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications

- System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
- Thumb®-compatible Thumb-2-only instruction set processor core for high code density
- 25-MHz operation
- Hardware-division and single-cycle-multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 32 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 128 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 32 KB single-cycle SRAM
- General-Purpose Timers
 - Four General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug

- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Controller Area Network (CAN)
 - Supports CAN protocol version 2.0 part A/B
 - Bit rates up to 1Mb/s
 - 32 message objects, each with its own identifier mask
 - Maskable interrupt
 - Disable automatic retransmission mode for TTCAN
 - Programmable loop-back mode for self-test operation
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- UART
 - Fully programmable 16C550-type UART with IrDA support
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator with fractional divider
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity
 - False-start-bit detection
 - Line-break generation and detection
- Analog Comparators
 - Three independent integrated analog comparators
 - Configurable for output to: drive an output pin or generate an interrupt
 - Compare external pin input to external pin input or to internal programmable voltage reference
- I²C
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- PWM
 - Two PWM generator blocks, each with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
 - One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value

- Load value updates can be synchronized
- Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - · Can be bypassed, leaving input PWM signals unmodified
- Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - · Synchronization of timer/comparator updates across the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks
- QEI
 - Hardware position integrator tracks the encoder position
 - Velocity capture using built-in timer
 - Interrupt generation on index pulse, velocity-timer expiration, direction change, and quadrature error detection
- GPIOs
 - 12-52 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Bit masking in both read and write operations through address lines

- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 100-pin RoHS-compliant LQFP package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 29 represents the full set of features in the Stellaris[®] 2000 series of devices; not all features may be available on the LM3S2620 microcontroller.




Figure 1-1. Stellaris[®] 2000 Series High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S2620 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 532.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (see page 36)

All members of the Stellaris[®] product family, including the LM3S2620 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 36 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S2620 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 32 interrupts.

"Interrupts" on page 44 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S2620 controller features Pulse Width Modulation (PWM) outputs and the Quadrature Encoder Interface (QEI).

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S2620, PWM motion control functionality can be achieved through:

- Dedicated, flexible motion control hardware using the PWM pins
- The motion control features of the general-purpose timers using the CCP pins

PWM Pins (see page 427)

The LM3S2620 PWM module consists of two PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins (see page 207)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.2.2 QEI (see page 462)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

1.4.3 Analog Peripherals

For support of analog signals, the LM3S2620 microcontroller offers three analog comparators.

1.4.3.1 Analog Comparators (see page 414)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S2620 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

1.4.4 Serial Communications Peripherals

The LM3S2620 controller supports both asynchronous and synchronous serial communications with:

- One fully programmable 16C550-type UART
- One SSI module
- One I²C module
- Two CAN units

1.4.4.1 UART (see page 260)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S2620 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 301)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S2620 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 338)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S2620 controller includes one I^2C module that provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. The I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.4.4 Controller Area Network (see page 373)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, now it is used in many embedded control applications (for example, industrial or medical). Bit rates up to 1Mb/s are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kb/s at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information. The LM3S2620 includes two CAN units.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs (see page 160)**

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 12-52 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 480 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.5.2 Four Programmable Timers (see page 201)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 237)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S2620 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 136)

The LM3S2620 static random access memory (SRAM) controller supports 32 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 137)

The LM3S2620 Flash controller supports 128 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 42)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S2620 controller can be found in "Memory Map" on page 42. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 47)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 58)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.7.4 Hibernation Module (see page 117)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 479
- Signal Tables" on page 480
- "Operating Characteristics" on page 494
- "Electrical Characteristics" on page 495
- "Package Information" on page 507

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram





2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 37. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 38. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M*3 *Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S2620 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

2.2.6.1 Interrupts

The *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S2620 microcontroller supports 32 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description	
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.	
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with iuture products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2	CLKSOURCE	R/W	0	0 = external reference clock. (Not implemented for Stellaris microcontrollers.)	
				1 = core clock.	
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.	
1	TICKINT	R/W	0	1 = counting down to 0 pends the SysTick handler.	
				0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.	
0	ENABLE	R/W	0	1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.	
				0 = counter disabled.	

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description	
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
23:0	CURRENT	W1C		Current value at the time the register is accessed. No read-modify-write protection i provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing	
				this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.	

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S2620 controller is provided in Table 3-1 on page 42.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*[™]*-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 42, addresses not listed are reserved.

Table 3-1. Memory Map^a

itart End		Description	For details on registers, see page
Memory			I
0x0000.0000	0x0001.FFFF	On-chip flash ^b	140
0x2000.0000	0x2000.7FFF	Bit-banded on-chip SRAM ^c	140
0x2010.0000	0x21FF.FFFF	Reserved non-bit-banded SRAM space	-
0x2200.0000	0x23FF.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	136
0x2400.0000	0x3FFF.FFFF	Reserved non-bit-banded SRAM space	-
FiRM Peripherals			I
0x4000.0000	0x4000.0FFF	Watchdog timer	239
0x4000.4000	0x4000.4FFF	GPIO Port A	166
0x4000.5000	0x4000.5FFF	GPIO Port B	166
0x4000.6000	0x4000.6FFF	GPIO Port C	166
0x4000.7000	0x4000.7FFF	GPIO Port D	166
0x4000.8000	0x4000.8FFF	SSIO	312
0x4000.C000	0x4000.CFFF	UART0	267
Peripherals			I
0x4002.0000	0x4002.07FF	I2C Master 0	351
0x4002.0800	0x4002.0FFF	I2C Slave 0	364
0x4002.4000	0x4002.4FFF	0x4002.4FFF GPIO Port E	
0x4002.5000	0x4002.5FFF	GPIO Port F	166
0x4002.6000	0x4002.6FFF	GPIO Port G	166
0x4002.7000	0x4002.7FFF	GPIO Port H	166
0x4002.8000	0x4002.8FFF	PWM	433
0x4002.C000	0x4002.CFFF	QEI0	466
0x4003.0000	0x4003.0FFF	Timer0	212
0x4003.1000	0x4003.1FFF	Timer1	212
0x4003.2000	0x4003.2FFF	Timer2	212
0x4003.3000	0x4003.3FFF	Timer3	212
0x4003.C000	0x4003.CFFF	Analog Comparators	414
0x4004.0000	0x4004.0FFF	CAN0 Controller	386
0x4004.1000	0x4004.1FFF	CAN1 Controller	386
0x400F.C000	0x400F.CFFF	Hibernation Module	123

Start	End	Description	For details on registers, see page
0x400F.D000	0x400F.DFFF	Flash control	140
0x400F.E000	0x400F.EFFF	System control	65
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
Private Peripheral B	us	·	
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference
0xE000.3000	0xE000.DFFF	Reserved	Manual
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000.F000	0xE003.FFFF	Reserved	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xE004.1FFF	Reserved	-
0xE004.2000	0xE00F.FFFF	Reserved	-
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 44 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 32 interrupts (listed in Table 4-2 on page 45).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*TM-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 45 interrupts not listed are reserved.

Exception Type	Position	Priority ^a	Description	
-	0	-	Stack top is loaded from first entry of vector table on reset.	
Reset	1	-3 (highest)	lest) Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.	
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.	
			An NMI is only producible by software, using the NVIC Interrupt Control State register.	
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.	
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.	
			The priority of this exception can be changed.	
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.	
			You can enable or disable this fault.	
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.	
-	7-10	-	Reserved.	
SVCall	11	settable	System service call with SVC instruction. This is synchronous.	

Table 4-1. Exception Types

Exception Type	Position	Priority ^a	Description
Debug Monitor	12	settable Debug monitor (when not halting). This is synchronous, but only activ when enabled. It does not activate if lower priority than the current activation.	
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 45 lists the interrupts on the LM3S2620 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
7	SSI0
8	12C0
9	PWM Fault
10	PWM Generator 0
11	PWM Generator 1
13	QEI0
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
23	Timer2 A
24	Timer2 B
25	Analog Comparator 0
26	Analog Comparator 1
27	Analog Comparator 2
28	System Control
29	Flash Control
30	GPIO Port F
31	GPIO Port G
32	GPIO Port H
35	Timer3 A
36	Timer3 B
39	CAN0

Interrupt (Bit in Interrupt Registers)	Description
40	CAN1
43	Hibernation Module

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram





5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 48. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 54 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 502 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 49. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 51.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 51. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 54.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply $\overline{\text{RST}}$ or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

Recovering a "Locked" Device

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

12. Release the \overline{RST} signal.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 53. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*TM-*M3 Technical Reference Manual* and the ARM® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 54. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 57 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 57 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 57 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 57 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 56 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 56 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 56. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 57. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 57. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 58
- Local control, such as reset (see "Reset Control" on page 58), power (see "Power Control" on page 61) and clock control (see "Clock Control" on page 61)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 63

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 58.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 59.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 59.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 60.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 60.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 **RST** Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 47). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 22-10 on page 505.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the \overline{RST} input may be used with the circuit as shown in Figure 6-1 on page 59.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 22-11 on page 505.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 22-12 on page 505.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 63). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 22-13 on page 506.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 22-14 on page 506.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

Note: The use of the LDO is optional. The internal logic may be supplied by the on-chip LDO or by an external regulator. If the LDO is used, the LDO output pin is connected to the VDD25 pins on the printed circuit board. The LDO requires decoupling capacitors on the printed circuit board. If an external regulator is used, it is strongly recommended that the external regulator supply the controller only and not be shared with other devices on the printed circuit board.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit in the RCC register (see page 74).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 30%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External Real-Time Oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 117) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (sysclk), is derived from any of the four sources plus two others: the output of the internal PLL, and the internal oscillator divided by four (3 MHz \pm 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 74) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 78). The internal translation provides a translation within ± 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 74 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 74 and page 79).

6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 22-6 on page 498). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the **RCC** register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set

to 0x1200 (that is, ~600 μs at an 8.192 MHz external oscillator clock). . Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex[™]-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 64 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	66
0x004	DID1	RO	-	Device Identification 1	82
0x008	DC0	RO	0x007F.003F	Device Capabilities 0	84
0x010	DC1	RO	0x0310.70DF	Device Capabilities 1	85
0x014	DC2	RO	0x070F.1111	Device Capabilities 2	87
0x018	DC3	RO	0x3F00.FFCF	Device Capabilities 3	89
0x01C	DC4	RO	0x0000.00FF	Device Capabilities 4	91
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	68
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	69

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	113
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	114
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	116
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	70
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	71
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	72
0x05C	RESC	R/W	-	Reset Cause	73
0x060	RCC	R/W	0x07AE.3AD1	Run-Mode Clock Configuration	74
0x064	PLLCFG	RO	-	XTAL to PLL Translation	78
0x070	RCC2	R/W	0x0780.2800	Run-Mode Clock Configuration 2	79
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	92
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	98
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	107
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	94
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	101
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	109
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	96
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	104
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	111
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	81

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Device Identification 0 (DID0)

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	400F.E000 000		0 (1912-0)	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		VER			re	served	1			1	CL/	ASS		T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'			MA	JOR		•			•	•	MIN	IOR	•	•	
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit/F	Bit/Field Name Type Reset Description 31 reserved RO 0 Software should not rely on the value of a reserved bit. To provide															
3	31reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.30:28VERRO0x1DID0 Version															
30:	30:28 VER RO 0x1 DID0 Version															
												ister forr ER field i			version llows:	number
								Value	Descri	ption						
								0x1		evision o lass dev		D0 regist	er forma	at, for St	ellaris®	
27:	:24		reserved		RO		0x0	compa	atibility v	vith futur	e produ		alue of	a reserv	. To prov ed bit sh	
23:	:16		CLASS		RO		0x1	Device	e Class							
The CLASS field value identifies the internal design from which all r sets are generated for all devices in a particular product line. The CL field value is changed for new product lines, for changes in fab pro (for example, a remap or shrink), or any case where the MAJOR or ME fields require differentiation from prior devices. The value of the CL field is encoded as follows (all other encodings are reserved):												CLASS process MINOR				
								Value	Descri	ption						
								0x0	Stellar	is® San	dstorm-o	class dev	vices.			
								compa preser Device The CI sets al field va (for ex fields I field is Value	atibility v ved acr e Class LASS fie re gener alue is c ample, a require o e encode Descri	vith futur oss a re- ld value ated for hanged a remap differenti ed as foll ption	e produ ad-modi all devic for new or shrink ation fro ows (all	cts, the v fy-write es the interes in a p product (), or any other er	value of operatio ernal dea articular lines, for case wh devices. ncodings	a reserv n. sign from product change ere the I The val	n which a line. The s in fab MAJOR O ue of the	

0x1 Stellaris® Fury-class devices.

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)
Base 0x400F.E000 Offset 0x030 Type R/W, reset 0x0000.7FFD

	31	3	0	29	28		27	26	25	24	23	22	21	20)	19	18	17	16
		1	ſ		1		Î		1	l r	eserved	1	1	ľ			1	1	1
Туре	RO	R	0	RO	RO		RO	RO	RO	RO	RO	RO	RC) R(с. С	RO	RO	RO	RO
Reset	0	()	0	0		0	0	0	0	0	0	0	0		0	0	0	0
	15	1	4	13	12		11	10	9	8	7	6	5	4		3	2	1	0
		1	1		1		ľ		n n	eserved	1	1	1	1	1		1	BORIOF	R reserved
Туре	RO	R	0	RO	RO		RO	RO	RO		RO	RO	RC) R(C	RO	RO	R/W	RO
Reset	0	()	0	0		0	0	0	0	0	0	0	0		0	0	0	0
Bit/F 31		2 reserved RO 0x0					Sof cor pre	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.											
							R/W		0	Thi res	et is sign	trols hov aled. Ot	v a BOF herwise	e, an int	erru	pt is si	gnaled.		: If set, a
C	1		re	eserve	9 U		RO		0	0 Software should not rely on the value of a rese compatibility with future products, the value of preserved across a read-modify-write operation								•	

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

LDO Power Control (LDOPCTL)

Base 0x4 Offset 0x0 Type R/W	00F.E0	00	000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								reser	ved		1							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1		reser	ved	•	· :				1	VAI	DJ	1	·		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Fi	ield		Name		Туре		Reset	Descri	ption									
31:	6		reserved	ł	RO		0	compa	tibility v	uld not re with futur ross a rea	e produ	cts, the v	alue of a	a reserv				
5:0	C		VADJ		R/W		0x0	LDO C) Dutput \	/oltage								
										the on-c are prov			ge. The p	orogram	iming va	lues for		
								Value	V	(V)								
								0x00	2	.50								
								0x01	2	.45								
								0x02	2	.40								
								0x03	2	.35								
								0x04	2	.30								
								0x05	2	.25								
								0x06-0	0x3F F	Reserved								
								0x1B	2	.75								
								0x1C	2	.70								
								0x1D	2	.65								
								0x1E	2	.60								
								0x1F	2	.55								

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS) Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		т т		1	rese	rved	1 1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		reserved		1	Î		PLLLRIS		rese	rved	Î	BORRIS	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					-		D (5	. ,.							
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	:7	reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.														
6			PLLLRIS		RO		0	PLL L	ock Rav	w Interrup	t Statu	S				
								This b	it is set	when the	PLL T	_{READY} Tir	ner ass	erts.		
5:2	2		reserved		RO		0	compa	atibility	uld not re with future ross a rea	produ	cts, the v	alue of	a reserv	•	
1			BORRIS		RO		0	Browr	-Out R	eset Raw	Interru	pt Status				
		This bit is the raw interrupt status for any brown-out conditions. If s a brown-out condition is currently active. This is an unregistered sin from the brown-out detection circuit. An interrupt is reported if the BO bit in the IMC register is set and the BORIOR bit in the PBORCTL regi is cleared.											d signal BORIM			
0			reserved		RO		0	compa	atibility	uld not re with future ross a rea	produ	cts, the v	alue of	a reserv	•	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

	,																
	31	30	29	28	27	26	25	24	4	23	22	21	20	19	18	17	16
		1	Ì	ľ	1 1		Ì	1	reserve	d	1 1				1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	R	0	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	3	7	6	5	4	3	2	1	0
		'			reserved		•	•			PLLLIM		rese			BORIM	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	R		RO	R/W	RO	RO	RO	RO	R/W	RO
Reset	0	0	0	0	0	0	0	C)	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	De	escripti	on							
31:	7	reserved RO 0 Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation. PLLLIM R/W 0 PLL Lock Interrupt Mask															
6			PLLLIM		R/W		0	PL	L Loc	k Inte	errupt Mas	sk					
								со	ontrolle	r inte	fies wheth rrupt. If se ise, an int	et, an ir	nterrupt is	s genera	ated if ⊵		
5:2	2		reserved		RO		0	со	mpatit	oility v	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv		
1			BORIM		R/W		0	Br	rown-C	ut R	eset Interr	upt Ma	sk				
		This bit specifies whether a controller interrupt. If set, a otherwise, an interrupt is no								et, an ir	nterrupt is	s genera					
0	com							mpatit	oility v	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv			

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 70).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
					г г			rese	rved					1	1				
Туре	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO	RO 0	RO	RO	RO	RO 0	RO	RO			
Reset	0	0				0	0		0		0	0	0		0	0			
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
					reserved					PLLLMIS		rese	ļ		BORMIS	reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0			
Bit/F	ield		Name		Туре		Reset	Description											
31:	7	r	reserved		RO		0		. To prov ed bit sh										
6		F	PLLLMIS		R/W1C		0	PLL L	ock Ma	sked Inter	rrupt Sta	atus							
								This bit is set when the PLL T_{READY} timer asserts. The interrupt is clear by writing a 1 to this bit.											
5:2	2	r	reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•				
1		E	BORMIS		R/W1C		0	BOR Masked Interrupt Status											
								The B	ORMIS	is simply t	he BORI	ris ANE	Ded with	the mas	sk value,	BORIM.			
0		r	reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Base 0x4 Offset 0x0 Type R/W	05C	0																
1,001,011	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	· · ·	T		1	rese	erved						1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1		reser	ved	1	1			LDO	SW	WDT	BOR	POR	EXT		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W	R/W		
Bit/F	ield		Name		Туре		Reset	Descr	ription									
31:	:6	I	reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
5			LDO		R/W		-	LDO F	Reset									
									i set, indi ated a re			ircuit ha	s lost re	gulation	and has	5		
4			SW		R/W		-	Softw	are Rese	et								
								When	ı set, indi	cates a	software	e reset is	the cau	ise of th	e reset e	event.		
3			WDT		R/W		-	Watch	ndog Tim	er Rese	t							
								When	ı set, indi	cates a	watchdo	og reset	is the ca	use of t	he reset	event.		
2			BOR		R/W		-	Browr	n-Out Re	set								
								When	ı set, indi	cates a	brown-o	ut reset	is the ca	ause of t	he reset	event.		
1			POR		R/W		-	Powe	r-On Res	set								
								When	ı set, indi	cates a	power-o	n reset i	s the ca	use of th	ne reset	event.		
0			EXT		R/W		-	Exterr	nal Rese	t								
									i set, indi set even		n externa	al reset (RST ass	sertion) i	s the ca	use of		

Reset Cause (RESC) Base 0x400F.E000

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x07AE.3AD1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		rese	erved	•	ACG		SYS	SDIV	1	USESYSDIV	reserved	USEPWMDIV		PWMDIV		reserved
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	l erved	PWRDN	reserved	BYPASS	reserved		ТХТ	i Tal	1	OSC	SRC	rese	l erved	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	28		reserved	I	RO		0x0	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
2	7		ACG		R/W		0	Auto (Clock Ga	ating						
									•			system u		•		

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description	
26:23	SYSDIV	R/W	0xF	System Clock Divisor	
				Specifies which divisor PLL output.	is used to generate the system clock from the
				The PLL VCO frequence	cy is 400 MHz.
				Value Divisor (BYPAS	SS=1) Frequency (BYPASS=0)
				0x0 reserved	reserved
				0x1 /2	reserved
				0x2 /3	reserved
				0x3 /4	reserved
				0x4 /5	reserved
				0x5 /6	reserved
				0x6 /7	reserved
				0x7 /8	25 MHz
				0x8 /9	22.22 MHz
				0x9 /10	20 MHz
				0xA /11	18.18 MHz
				0xB /12	16.67 MHz
				0xC /13	15.38 MHz
				0xD /14	14.29 MHz
				0xE /15	13.33 MHz
				0xF /16	12.5 MHz (default)
				page 74), the SYSDIV	Mode Clock Configuration (RCC) register (see value is MINSYSDIV if a lower divider was is being used. This lower value is allowed to ce.
22	USESYSDIV	R/W	0	Enable System Clock [Divider
				•	livider as the source for the system clock. The forced to be used when the PLL is selected as
21	reserved	RO	0	compatibility with future	ly on the value of a reserved bit. To provide e products, the value of a reserved bit should be ad-modify-write operation.
20	USEPWMDIV	R/W	0	Enable PWM Clock Div	visor
				Use the PWM clock div	vider as the source for the PWM clock.

Bit/Field	Name	Туре	Reset	Description
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock.
				Value Divisor
				0x0 /2
				0x1 /4
				0x2 /8
				0x3 /16
				0x4 /32
				0x5 /64
				0x6 /64
				0x7 /64 (default)
16:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description		
9:6	XTAL	R/W	0xB	Crystal Value	e	
				•	ecifies the crystal value attac this field is provided below.	hed to the main oscillator. The
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.579	545 MHz
				0x5	3.68	64 MHz
				0x6	4	MHz
				0x7	4.09	6 MHz
				0x8	4.91	52 MHz
				0x9	5	MHz
				0xA		2 MHz
				0xB		reset value)
				0xC		4 MHz
				0xD		28 MHz
				0xE		MHz
				0xF	8.19	2 MHz
5:4	OSCSRC	R/W	0x1	Oscillator Sc	ource	
				Picks among	g the four input sources for th	e OSC. The values are:
				Value Input	Source	
					oscillator (default)	
					nal oscillator (default)	
					. ,	ssary if used as input to PLL)
				0x3 resei		, , , , , , , , , , , , , , , , , , ,
3:2	reserved	RO	0x0	compatibility	ould not rely on the value of a with future products, the val cross a read-modify-write op	ue of a reserved bit should be
1	IOSCDIS	R/W	0	Internal Osc	illator Disable	
				0: Internal of	scillator (IOSC) is enabled.	
				1: Internal of	scillator is disabled.	
0	MOSCDIS	R/W	1	Main Oscilla	tor Disable	
				0: Main osci	llator is enabled.	
				1: Main osci	llator is disabled (default).	

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 74).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

туре ко	, iesel -															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1				1	rese	erved		1	1	1	ï	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res	erved			r r		F	1	ı		1		ı	R	1	
Type Reset	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	14		reserved		RO		0x0	comp	atibility v	vith futur	e produ	e value o cts, the v ify-write o	value of	a reserv	•	
13	:5		F		RO		-	PLL F	Value							
								This f	ield spec	ifies the	value s	supplied	to the PL	_L's F in	put.	
4:	0		R		RO		-	PLL F	R Value							
								This f	ield spec	ifies the	value s	supplied	to the PL	_L's R in	put.	

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the RCC2 register occupy the same bit positions as they do within the RCC register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	USERCC2	res) erved	Ī	ſ	SYS	BDIV2	I	1		Ì	Ì	reserved		1	
Туре I	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserv	ed	PWRDN2	reserved	BYPASS2		rese	erved	1		OSCSRC2	2		rese	rved	
Type Reset	RO 0	RO 0	R/W 1	RO 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
3	1	ι	JSERCC	2	R/W		0	Use F	RCC2							
								When	set, ove	errides th	ne RCC	register	fields.			
30:	29		reserved		RO		0x0	compa	atibility v	vith futur	e produ	cts, the v	of a rese /alue of a operation	a reserv	•	
28:	23	:	SYSDIV2	2	R/W		0x0F	Syste	m Clock	Divisor						
								Speci [:] PLL o		ch diviso	r is usec	to gene	erate the	system	clock fro	om the
								The P	LL VCO	frequer	icy is 40	0 MHz.				
								additio much the R (onal divis lower fre CC regis	sor value equencie ster sysi	es. This es during DIV enc	permits Deep S oding of	r SYSDIN the syste Gleep mo 1111 pro provides	em clock de. For ovides /1	k to be ri example	un at e, whei
22:	14		reserved		RO		0x0	compa	atibility v	vith futur	e produ	cts, the v	of a rese alue of a operation	a reserv	•	
13	3	I	PWRDN2	2	R/W		1	Powe	r-Down I	PLL						
								When	set, pov	wers dov	vn the P	LL.				
12	2		reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v	of a rese /alue of a operation	a reserv	•	
11	1	E	BYPASS	2	R/W		1	Bypas	s PLL							

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x0	System Clock Source
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 32 kHz external oscillator
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000 Offset 0x144 Type R/W, reset 0x0780.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		reserved			, i	DSDI	ORIDE	· ·				1	reserved						
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[1	1	I	reserved	-	1	1 1			DSOSCSR	1	-		erved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0			
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption										
31:2	29	r	reserved	l	RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
28:2	23	DS	DIVORI	DE	R/W		0x0F	Divider Field Override											
								6-bit s runnin		ivider fie	eld to ove	erride wł	nen Deej	o-Sleep	occurs v	vith PLL			
22:	7	r	reserved	l	RO		0x0	compa	atibility v	ith futur	e produ	cts, the v	of a rese value of a operation	a reserv					
6:4	4	DS	SOSCSF	RC	R/W		0x0	Clock	Source										
								When	set, for	es IOS	C to be o	clock sou	urce duri	ng Deep	o Sleep r	node.			
								Value	Name	De	scriptior	ı							
								0x0	NOOR	IDE No	overrid	e to the	oscillator	clock s	ource is	done			
								0x1	IOSC	Us	e interna	al 12 M⊢	lz oscilla	tor as se	ource				
								0x3	30kHz	Us	e 30 kH	z interna	I oscillat	or					
								0x7	32kHz	Us	e 32 kH:	z externa	al oscilla	tor					
3:0)	r	reserved	l	RO		0x0	compa	atibility v	ith futur	re produ	cts, the v	of a rese value of a operation	a reserv	•				

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Device Identification 1 (DID1) Base 0x400F.E000 Offset 0x004 Type RO, reset -31 30 28 26 20 16 29 27 25 24 23 22 21 19 18 17 FAM PARTNO VER RO Туре Reset 0 0 0 0 0 0 1 0 0 0 1 1 0 1 1 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 PINCOUNT TEMP PKG ROHS QUAL reserved Туре RO Reset 0 1 0 0 0 0 0 0 0 0 1 0 1 1 **Bit/Field** Name Type Reset Description VER 31:28 RO 0x1 **DID1** Version This field defines the DID1 register format version. The version number is numeric. The value of the $\ensuremath{\mathtt{VER}}$ field is encoded as follows (all other encodings are reserved): Value Description 0x1 First revision of the DID1 register format, indicating a Stellaris Fury-class device. RO 27:24 FAM 0x0 Family This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 Stellaris family of microcontollers, that is, all devices with external part numbers starting with LM3S. 23:16 PARTNO RO 0x57 Part Number This field provides the part number of the device within the family. The value is encoded as follows (all other encodings are reserved): Value Description 0x57 LM3S2620 15:13 PINCOUNT RO 0x2 Package Pin Count This field specifies the number of pins on the device package. The value is encoded as follows (all other encodings are reserved): Value Description 0x2 100-pin package

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Industrial temperature range (-40°C to 85°C)
4:3	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 LQFP package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0) Base 0x400F.E000 Offset 0x008 Type RO, reset 0x007F.003F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		r 1		1	I SRA	MSZ	Î		I	I	Î	Î	·]
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		<u>г г</u>		1	FLAS	SHSZ	I	I	Î	ı	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Bit/F	iold		Name		Туре		Reset	Descr	intion							
Divi	iciu		Name		Type	1	16361	Desci	iption							
31:	16	:	SRAMSZ	2	RO	0	x007F	SRAM	1 Size							
								Indica	tes the s	size of th	ne on-ch	ip SRAN	/I memor	ry.		
								Value	Desc	cription						
										B of SR/	A N A					
								0,000	F JZ K		HIVI					
15	٠O	ſ	FLASHSZ	7	RO	0	x003F	Flash	Size							
15	.0		LAGING	_	NO	0	20031									
								Indica	tes the s	size of th	ie on-ch	ip flash i	memory.			
								Value	Desc	cription						
								0x003	3F 128	KB of Fla	ash					

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base 0x400F.E000 Offset 0x010 Type RO, reset 0x0310.70DF 27 26 25 24 23 22 21 20 19 17 16 31 30 29 28 18 reserved CAN1 CAN0 reserved PWM reserved RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MPU HIB PH WDT SWO SWD JTAG MINSYSDIV reserved reserved Туре RO 0 0 0 Reset 1 0 0 0 1 **Bit/Field** Name Туре Reset Description 31:26 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 25 CAN1 RO CAN Module 1 Present 1 When set, indicates that CAN unit 1 is present. CAN0 RO CAN Module 0 Present 24 1 When set, indicates that CAN unit 0 is present. 23:21 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RO 20 PWM 1 **PWM Module Present** When set, indicates that the PWM module is present. 19:16 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:12 MINSYSDIV RO 0x7 System Clock Divider Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit. Value Description Specifies a 25-MHz clock with a PLL divider of 8. 0x7

Device Capabilities 1 (DC1)

Bit/Field	Name	Туре	Reset	Description
11:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	MPU	RO	1	MPU Present
				When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU.
6	HIB	RO	1	Hibernation Module Present
				When set, indicates that the Hibernation module is present.
5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Offset 0x0 Type RO,		070F.1111														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		reser	ved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		reserved		QEI0		reserved		SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption							
31:2	27	r	eserved		RO		0	compa	atibility v	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserve	•	
26	6	(COMP2		RO		1	Analog	g Comp	arator 2 F	Present					
								When	set, inc	licates that	at analo	g compa	arator 2	is preser	nt.	
25	5	(COMP1		RO		1	Analo	g Comp	arator 1 F	Present					
								When	set, inc	licates that	at analo	g compa	arator 1	is preser	nt.	
24	1	(COMP0		RO		1	Analo	g Comp	arator 0 F	Present					
										licates that						
23:2	20	r	eserved		RO		0	compa	atibility v	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserve	•	
19)	-	FIMER3		RO		1	Timer	3 Prese	ent						
								When	set, inc	licates that	at Gene	ral-Purp	ose Tim	er modu	le 3 is p	resent.
18	3	-	FIMER2		RO		1	Timer	2 Prese	ent						
								When	set, inc	licates that	at Gene	ral-Purp	ose Tim	er modu	le 2 is p	resent.
17	7	٦	TIMER1		RO		1	Timer	1 Prese	ent						
								When	set, ind	licates that	at Gene	ral-Purp	ose Tim	er modu	le 1 is p	resent.
16	6	-	TIMER0		RO		1	Timer	0 Prese	ent						
								When	set, inc	licates that	at Gene	ral-Purp	ose Tim	er modu	le 0 is p	resent.
15: <i>*</i>	13	r	eserved		RO		0	compa	atibility v	uld not re with future ross a rea	e produo	cts, the v	alue of	a reserve		

Device Capabilities 2 (DC2) Base 0x400F.E000 Offset 0x014

Bit/Field	Name	Туре	Reset	Description
12	I2C0	RO	1	I2C Module 0 Present
				When set, indicates that I2C module 0 is present.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	RO	1	QEI0 Present
				When set, indicates that QEI module 0 is present.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	RO	1	SSI0 Present
				When set, indicates that SSI module 0 is present.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x3F00.FFCF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0				rese	rved			
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PWMFAULT	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	COPLUS	COMINUS	rese	rved	PWM3	PWM2	PWM1	PWM0
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
Bit/F	ïeld		Name		Туре	F	Reset	Descr	iption							
31:	30	r	reserved		RO		0	compa	atibility v	uld not re vith future oss a rea	e produ	cts, the v	alue of a	a reserv		
29	9		CCP5		RO		1	CCP5	Pin Pre	sent						
								When	set, ind	icates tha	at Captu	ure/Com	pare/PW	'M pin 5	is prese	nt.
28	В		CCP4		RO		1	CCP4	Pin Pre	sent						
								When	set, ind	icates tha	at Captu	ure/Com	pare/PW	'M pin 4	is prese	nt.
2	7		CCP3		RO		1	CCP3	Pin Pre	sent						
								When	set, ind	icates tha	at Captı	ure/Com	pare/PW	'M pin 3	is prese	nt.
20	6		CCP2		RO		1	CCP2	Pin Pre	sent						
								When	set, ind	icates that	at Captu	ure/Com	pare/PW	'M pin 2	is prese	nt.
2	5		CCP1		RO		1	CCP1	Pin Pre	sent						
								When	set, ind	icates tha	at Captu	ure/Com	pare/PW	'M pin 1	is prese	nt.
24	4		CCP0		RO		1	CCP0	Pin Pre	sent						
								When	set, ind	icates tha	at Captu	ure/Com	pare/PW	'M pin 0	is prese	nt.
23:	16	r	reserved		RO		0	compa	atibility v	uld not re vith future oss a rea	e produ	cts, the v	alue of a	a reserv		
1	5	P٧	VMFAUI	T	RO		1	PWM	Fault Pi	n Presen	t					
								When	set, ind	icates tha	at the P	WM Fau	lt pin is j	oresent.		
14	4		C2O		RO		1	C2o F	in Prese	ent						
								When	set, indi	icates tha	at the ar	nalog cor	mparato	2 outpu	ıt pin is p	oresent.

Bit/Field	Name	Туре	Reset	Description
13	C2PLUS	RO	1	C2+ Pin Present When set, indicates that the analog comparator 2 (+) input pin is present.
12	C2MINUS	RO	1	C2- Pin Present When set, indicates that the analog comparator 2 (-) input pin is present.
11	C10	RO	1	C1o Pin Present When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	C1+ Pin Present When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	PWM3	RO	1	PWM3 Pin Present When set, indicates that the PWM pin 3 is present.
2	PWM2	RO	1	PWM2 Pin Present When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	1	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Offset 0x0 Type RO,		0000.00F	F													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	erved			•		•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•		GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0	comp	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv		
7			GPIOH		RO		1	GPIO	Port H F	Present						
								When	set, indi	icates th	at GPIC	Port H	is prese	nt.		
6			GPIOG		RO		1	GPIO	Port G F	Present						
								When	set, indi	icates th	at GPIC	Port G	is prese	nt.		
5			GPIOF		RO		1	GPIO	Port F F	Present						
								When	set, indi	icates th	at GPIC	Port F i	s preser	nt.		
4			GPIOE		RO		1	GPIO	Port E F	Present						
								When	set, indi	icates th	at GPIC	Port E	is presei	nt.		
3			GPIOD		RO		1	GPIO	Port D F	Present						
								When	set, indi	icates th	at GPIC	Port D	is prese	nt.		
2			GPIOC		RO		1	GPIO	Port C F	Present						
								When	set, indi	icates th	at GPIC	Port C	is prese	nt.		
1			GPIOB		RO		1	GPIO	Port B F	Present						
								When	set, indi	icates th	at GPIC	Port B	is presei	nt.		
0			GPIOA		RO		1	GPIO	Port A F	Present						
								When	set, indi	icates th	at GPIC	Port A	is presei	nt.		

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C Type RO, reset 0x0000.00FF

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	100		000004	40				,									
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				rese	rved	т т 1		CAN1	CAN0		reserved		PWM		res	erved	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0
-	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1				reserved		•			HIB	rese	rved	WDT		reserved	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31:	26		I	reserved		RO		0	compa	atibility	ould not re with future cross a rea	e produ	cts, the v	value of	a reserv	•	
25	5			CAN1		R/W		0	CAN1	Clock	Gating Co	ontrol					
											ols the clo unctions.	•	•				
24	4			CAN0		R/W		0	CAN0	Clock	Gating Co	ontrol					
											ols the clo unctions.	•	•				
23:	21		ļ	reserved		RO		0	compa	atibility	ould not re with future cross a rea	e produ	cts, the v	value of	a reserv		
20	0			PWM		R/W		0	PWM	Clock	Gating Co	ntrol					
									This bit controls the clock gating for the PWM module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.								and
19:	:7		I	reserved		RO		0	compa	atibility	ould not re with future cross a rea	e produ	cts, the v	value of	a reserv	•	

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
6	HIB	R/W	0	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000 Offset 0x110

+ 0.00000040

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W	/, reset 0	<0000004	0													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved			CAN1	CAN0		reserved		PWM		rese	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved		'	•		нів	rese	rved	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	26	r	reserved		RO		0	compa	atibility	ould not re with future cross a rea	produ	cts, the v	alue of	a reserv		
25	5		CAN1		R/W		0	CAN1	Clock	Gating Co	ontrol					
										ols the clo unctions. (
24	1		CAN0		R/W		0	CAN0	Clock	Gating Co	ontrol					
										ols the clo unctions. (•	•				
23:	21	r	reserved		RO		0	compa	atibility	ould not re with future cross a rea	e produ	cts, the v	alue of a	a reserv		
20)		PWM		R/W		0	PWM	Clock (Gating Co	ntrol					
								receiv	es a clo ed. If th	ols the clo ock and fu ne unit is u	nctions	. Otherw	ise, the	unit is u	unclocked	and
19:	:7	r	reserved		RO		0	compa	atibility	ould not rel with future cross a rea	produ	cts, the v	alue of	a reserv	•	

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
6	HIB	R/W	0	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	/, reset (31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	31	1	30	rese		1 1	20	CAN1	CAN0	23	reserved	21	PWM	19		rved	10
Type Reset	RO 0		२० 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0
10001	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	i i		reserved		1			HIB		rved	WDT		reserved	
Type Reset	RO 0		२О 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31:	26		r	reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	. To provi ed bit sh	
25	5			CAN1		R/W		0	CAN1	Clock (Gating Co	ontrol					
																the unit re and disa	
24	4			CAN0		R/W		0	CAN0	Clock (Gating Co	ontrol					
																he unit re and disa	
23:	21		r	eserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	. To provi ed bit sh	
20	0			PWM		R/W		0	PWM	Clock C	Bating Co	ontrol					
									receiv	es a clo ed. If th	ck and fu	unctions	. Otherw	ise, the	unit is u	If set, the inclocked unit gene	and
19:	:7		r	reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	. To provi ed bit sh	

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Bit/Field	Name	Туре	Reset	Description
6	HIB	R/W	0	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000 Offset 0x104

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W		x0000000	0													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved	I		COMP2	COMP1	COMP0		reserv	ved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	reserved	13	12 12C0		reserved	9	QEI0		reserved	5	ssi0	5	reserved	1	UART0
Туре	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	iald		Nomo		Turne	-	lagat	Deseri	ntion							
BIUEI	t/Field Name Type Reset		Descri	ption												
31:2	31:27 reserved RO		0			uld not rel										
						with future ross a rea										
26 COMP2 R/W 0 Analog C					n Comr	arator 2 C	lock G	atina								
20	,	,			17/14		0					U		norotor	2 If a at	the unit
										ols the cloo ock and fu						
								disable a bus i		e unit is ur	clocke	d, reads	or writes	to the u	nit will g	enerate
								a bus	iaun.							
25	5	(COMP1		R/W		0	Analog	g Comp	parator 1 C	lock G	ating				
										ols the cloo ock and fu						
										e unit is ur						
								a bus	fault.							
24	Ļ	(COMP0		R/W		0	Analog	g Comp	parator 0 C	lock G	ating				
								This bi	t contro	ols the cloo	ck gatin	g for ana	alog com	parator	0. If set,	the unit
										ock and fu e unit is ur			-			
								a bus			00000	a, reaus	or writed	, to the u	y	chiciale
23:2	20	re	eserved		RO		0	Softwa	are sho	uld not rel	v on th	e value (of a rese	rved bit	To prov	ide
20.2		16361760			1.0		5	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be								
								preser	ved ac	ross a rea	d-modi	ty-write	operatio	า.		

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W	ype R/W, reset 0x0000000															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		reser	ved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		reserved		QEI0		reserved		SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31:27 reserved RO 0 Software should not rely on the value of a reserved by compatibility with future products, the value of a reserved across a read-modify-write operation.					a reserve	•										
26	26 COMP2			R/W		0	Analog	g Comp	parator 2 C	Clock G	ating					
							receive	es a clo ed. If th	ols the cloo ock and fu le unit is ur	nctions	Otherw	ise, the	unit is u	nclocked	d and	
25	5	(COMP1		R/W		0	Analog	g Comp	parator 1 C	Clock G	ating				
		COMP1 R/W					This bit controls the clock gating for analog comparator 1. receives a clock and functions. Otherwise, the unit is unc disabled. If the unit is unclocked, reads or writes to the unit a bus fault.					nclocked	d and			
24	1	(COMP0		R/W		0	Analog	g Comp	parator 0 C	Clock G	ating				
								receive	es a clo ed. If th	ols the cloo ock and fu le unit is ur	nctions	Otherw	ise, the	unit is u	nclocked	d and
23:	20	r	eserved		RO		0	compa	atibility	ould not rel with future cross a rea	e produc	cts, the v	alue of	a reserve	•	

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114

-+ 0.00000000

Bit/Field	Name	Туре	Reset	Description
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000 Offset 0x124

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W		x00000000	D													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		reserv	ved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset																
ſ	15	14 reserved	13	12 I2C0	11	10 reserved	9	8 QEI0	7	6 reserved	5	4 SSI0	3	2 reserved	1	0 UART0
Туре	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption							
compatibilit		oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.														
26	26 COMP2			R/W		0	Analog Comparator 2 Clock Gating									
		COMP2 R/W					This bit controls the clock gating for analog comparator 2. If set, receives a clock and functions. Otherwise, the unit is unclocke disabled. If the unit is unclocked, reads or writes to the unit will g a bus fault.						nclocked	d and		
25	5	(COMP1		R/W		0	Analog	g Comp	barator 1 C	lock G	ating				
								This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.								d and
24	Ļ	C	COMP0		R/W		0	Analog	g Comp	parator 0 C	Clock G	ating				
								receive	es a clo ed. If th	ols the cloo ock and fu e unit is ur	nctions	Otherw	vise, the	unit is u	nclocked	d and
23:2	20	re	eserved		RO		0	compa	atibility	uld not rel with future ross a rea	produc	cts, the v	alue of a	a reserve		

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Bit/Field	Name	Туре	Reset	Description
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x2 Type R/W	108		00														
51	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		Î	1 1		r		Î	rese	rved	r	1			r			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•		rese	rved				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/Fi	ield		Name		Туре		Reset	Descr	iption								
31:8 reserved RO 0 Software sl compatibilit preserved a				atibility v	vith futur	e produ	cts, the v	alue of	a reserv								
7 GPIOH R/W 0 Port H				I Clock (Gating C	ontrol											
			GPIOH R/W 0				clock	oit contro and func iit is uncl	ctions. O	therwise	e, the un	it is uncl	ocked a	nd disab	led. If		
6	i		GPIOG		R/W		0	Port C	G Clock	Gating C	ontrol						
								clock	and fund	ctions. O	therwise	ating for Port G. If set, the unit receives a vise, the unit is unclocked and disabled. If or writes to the unit will generate a bus fault.					
5	;		GPIOF		R/W		0	Port F	Clock C	Sating C	ontrol						
		This bit controls the close clock and functions. Oth						clock gating for Port F. If set, the unit receives a Otherwise, the unit is unclocked and disabled. If , reads or writes to the unit will generate a bus fault.									
4			GPIOE		R/W		0	Port E	Clock C	Gating C	ontrol						
								clock	it contro and func iit is uncl	ctions. O	therwise	e, the un	it is uncl	ocked a	nd disab	led. If	

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W		×0000000	0													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		 		1	rese	erved	1			1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	U	0	U	0	0	0	U	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											
31:8 reserved RO 0 Software should not re compatibility with future preserved across a rea											e produ	cts, the v	value of	a reserv	•	
7			GPIOH		R/W		0	Port H	l Clock (Gating C	ontrol					
								clock	and fund	ols the cloctions. O ocked, r	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
6			GPIOG		R/W		0	Port C	G Clock	Gating C	ontrol					
								clock	and fund	ls the cloctions. O ocked, r	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
5			GPIOF		R/W		0	Port F	Clock C	Gating C	ontrol					
								clock	and fund	ls the cloctions. O ocked, r	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
4 GPIOE R/W 0 Port E Clock Gating Control																
								clock	and fund	ls the cloctions. O ocked, r	therwise	e, the un	it is uncl	ocked a	nd disab	led. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x Type R/W)x00000	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1			1	rese	rved	1		1				'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved			•	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8 reserved RO 0 Software should compatibility with preserved across											e produ	cts, the v	alue of	a reserv		
7			GPIOH	l	R/W		0	Port H	I Clock (Gating C	ontrol					
								clock	and fund	ols the cl ctions. O locked, r	therwise	e, the un	it is uncl	ocked a	nd disat	oled. If
6	i		GPIOG	i	R/W		0	Port G	Clock	Gating C	ontrol					
								clock	and fund	ols the cloctions. O locked, r	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
5	i		GPIOF		R/W		0	Port F	Clock C	Gating C	ontrol					
								clock	and fund	ols the cloctions. O locked, r	therwise	e, the un	it is uncl	ocked a	nd disat	oled. If
4			GPIOE		R/W		0	Port E	Clock (Gating C	ontrol					
								clock	and fund	ols the cl ctions. O locked, r	therwise	e, the un	it is uncl	ocked a	nd disab	oled. If

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			rese	rved			CAN1	CAN0		reserved		PWM		res	erved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		l			reserved		•	•		HIB	rese	rved	WDT		reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0		
Bit/Fi	eld		Name		Туре	I	Reset	Descr	iption									
31:2	26		reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of a	a reserv	t. To provi ved bit sho			
25	5		CAN1		R/W		0	CAN1	Reset (Control								
								Reset	control	for CAN	unit 1.							
24	ŀ		CAN0		R/W		0	CAN0 Reset Control										
								Reset control for CAN unit 0.										
23:2	21		reserved		RO		 Reset control for CAN unit 0. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. 											
20)		PWM		R/W		0	PWM	Reset C	control								
								Reset	control	for PWM	module	Ð.						
19:	7		reserved		RO		0	compa	atibility v		e produ	cts, the v	alue of	a reserv	t. To provi ved bit sho			
6			HIB		R/W		0	HIB R	eset Co	ntrol								
								Reset	control	for the H	ibernati	on modu	ıle.					
5:4	1		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
3			WDT		R/W		0	WDT	Reset C	ontrol								
								Reset	control	for Watcl	hdog ur	nit.						
2:0)		reserved		RO		0	-										

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			reserved		1	COMP2	COMP1	COMP0		reserv	ved		TIMER3	TIMER2	TIMER1	TIMER0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved		I2C0		reserved		QEI0		reserved		SSI0		reserved		UART0		
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0		
Bit/Fi	ield		Name		Туре	F	Reset	Descri	iption									
31:2	27	re	eserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserve				
26	6	C	COMP2		R/W		0	Analog	g Comp	2 Reset (Control							
								Reset	control	for analog	g comp	arator 2.						
25	5	C	COMP1		R/W		0	Analog	g Comp	0 1 Reset (Control							
		Reset control for analog comparator 1.																
24	Ļ	COMP0 R/W 0 Analog Comp 0 Reset Control																
								Reset	control	for analog	g comp	arator 0.						
23:2	20	re	eserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserve	•			
19)	Т	IMER3		R/W		0	Timer	3 Rese	t Control								
								Reset	control	for Gener	ral-Purp	oose Tirr	ner modu	ule 3.				
18	3	Т	IMER2		R/W		0	Timer	2 Rese	t Control								
								Reset	control	for Gener	ral-Purp	oose Tim	ner modu	ule 2.				
17	,	Т	IMER1		R/W		0	Timer	1 Rese	t Control								
								Reset	control	for Gener	ral-Purp	oose Tim	ner modu	ule 1.				
16	6	Т	IMER0		R/W		0	Timer 0 Reset Control										
								Reset control for General-Purpose Timer module 0.										
15:'	13	re	eserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
12	2		I2C0		R/W		0	12C0 F	Reset C	Control								
								Reset	control	for I2C ur	nit 0.							

Bit/Field	Name	Туре	Reset	Description
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	R/W	0	QEI0 Reset Control
				Reset control for QEI unit 0.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Reset Control
				Reset control for SSI unit 0.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved	1				1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset						10	9		7							
[15	14	13	12 rese	11 Inved	10	1	8	, GPIOH	6 GPIOG	5 GPIOF	4 GPIOE	3 GPIOD	2 GPIOC	1 GPIOB	0 GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8	r	reserved		RO		0	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv		
7			GPIOH		R/W		0	Port H	Reset	Control						
		Reset control for GPIO Port H. GPIOG R/W 0 Port G Reset Control														
6			GPIOG		R/W		0	Port G	G Reset	Control						
								Reset	control	for GPIC) Port G					
5			GPIOF		R/W		0	Port F	Reset	Control						
								Reset	control	for GPIC) Port F.					
4			GPIOE		R/W		0	Port E	Reset	Control						
								Reset	control	for GPIC) Port E					
3			GPIOD		R/W		0	Port D	Reset	Control						
								Reset	control	for GPIC	Port D					
2			GPIOC		R/W		0	Port C	Reset	Control						
		Reset control for GPIO Port C.														
1			GPIOB		R/W		0	Port E	Reset	Control						
								Reset	control	for GPIC	Port B					
0			GPIOA		R/W		0	Port A	Reset	Control						
								Reset	control	for GPIC	Port A					

7 Hibernation Module

The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxiliary power supply.

The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signaling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC predivider trim for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 Block Diagram




Figure 7-1. Hibernation Module Block Diagram

7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal (HIB) that signals an external voltage regulator to turn off. The Hibernation module power is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage source (VBAT). A voting circuit indicates the larger and an internal power switch selects the appropriate voltage source. The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin (WAKE) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specifed at $t_{\text{HIB TO VDD}}$ maximum) plus the normal chip POR (see "Hibernation Module" on page 500).

7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_WRITE}$, therefore software must guarantee that a delay of $t_{HIB_REG_WRITE}$ is inserted between back-to-back writes to certain Hibernation registers, or between a write followed by a read to those same registers. There is no

restriction on timing for back-to-back reads from the Hibernation module. Refer to "Register Descriptions" on page 123 for details about which registers are subject to this timing restriction.

7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the xosco and xosc1 pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the xosc0 pin.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLKSEL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of t_{XOSC_SETTLE} after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.

7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage becomes too low. When this happens, an interrupt can be generated. The module can also be configured so that it will not go into Hibernate mode if the battery voltage is too low.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 120).

7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 119). The 32.768-kHz clock signal is fed into a predivider register which counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust

the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 120).

7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxiliary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

7.2.6 Power Control

The Hibernation module controls power to the processor through the use of the $\overline{\text{HIB}}$ pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the $\overline{\text{HIB}}$ signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxiliary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match.

The Hibernation module is configured to wake from the external \overline{WAKE} pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation. The \overline{WAKE} pin includes a weak internal pull-up. Note that both the \overline{HIB} and \overline{WAKE} pins use the Hibernation module's internal power supply as the logic 1 reference.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 120) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 120).

When the $\rm \overline{HIB}$ signal deasserts, enabling the external regulator, the external regulator must reach the operating voltage within t_{HIB TO VDD}.

7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

7.3 Initialization and Configuration

The Hibernation module can be configured in several different combinations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of $t_{\text{HIB}_\text{REG}_\text{WRITE}}$ after writes to certain registers (see "Register Access Timing" on page 118). The registers that require a delay are denoted with a footnote in Table 7-1 on page 122.

7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of t_{XOSC_SETTLE} for the crystal to power up and stabilize before performing any other operations with the Hibernation module.

If a 32.678-kHz oscillator is used, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

7.3.2 RTC Match Functionality (No Hibernation)

The following steps are needed to use the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the HIBCTL register at offset 0x010 to enable the RTC to begin counting.

7.3.3 RTC Match/Wake-Up from Hibernation

The following steps are needed to use the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.

4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

7.3.4 External Wake-Up from Hibernation

The following steps are needed to use the Hibernation module with the external \overline{WAKE} pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- 4. Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

7.4 Register Map

Table 7-1 on page 122 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 118.

Offset	Name	Туре	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	124
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	125
0x008	HIBRTCM1	R/W	0xFFFF.FFFF	Hibernation RTC Match 1	126
0x00C	HIBRTCLD	R/W	0xFFFF.FFFF	Hibernation RTC Load	127
0x010	HIBCTL	R/W	0x0000.0000	Hibernation Control	128
0x014	НІВІМ	R/W	0x0000.0000	Hibernation Interrupt Mask	130
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	131
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	132
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	133
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	134
0x030- 0x12C	HIBDATA	R/W	0x0000.0000	Hibernation Data	135

Table 7-1. Hibernation Module Register Map

7.5 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

Hibernation RTC Counter (HIBRTCC) Base 0x400F.C000 Offset 0x000 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	l I		1 I	RT			1 1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1		1		I I	RT							. 1	
								RI								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	t/Field Name Type Reset								iption							
DIVI	iciu		Name		Туре		10301	Desci	iption							
31:	31:0 RTCC RO 0x0000.000				000.0000	RTC (Counter									
	A								d returns	the 32-	bit count	er value	This re	aister is	read-or	lv To

A read returns the 32-bit counter value. This register is read-only. To change the value, use the **HIBRTCLD** register.

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.


Hibernation RTC Match 0 (HIBRTCM0) Base 0x400F.C000 Offset 0x004 Type R/W, reset 0xFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	I		г т		1 1	RT	CM0		1	1	1	1	T	1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W											
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		•	•				• •	RTCMO											
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1											
Bit/F	ield		Name		Туре	F	Reset	Desci	ription										
31	:0		RTCM0		R/W	0xFF	FF.FFFF	RTC	Match 0										
								A writ	te loads t	he value	e into the	e RTC m	atch reg	gister.					

A read returns the current match value.

Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						RT	CM1		1	1		I	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•						RT	СM1	·				•		
Type Reset	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W
Resei	1	I	'	I	I	I	I	I	'	I	I	I	I	I	I	I
			N		T		D = = = 4	D								
Bit/Fi	leid		Name		Туре	ŀ	Reset	Desci	ription							
31:	0		RTCM1		R/W	0xFF	FF.FFFF	RTC	Match 1							
								A writ	te loads t	he value	e into the	e RTC m	atch reg	jister.		
														•		

A read returns the current match value.

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

Hibernation RTC Load (HIBRTCLD)

Base 0x4 Offset 0x0 Type R/W	00C		FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	I	г <u>г</u>		1 1	RTO				1	1	r		
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		8	1		, ,			RTO						1		
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0		RTCLD		R/W	0xFF	FF.FFFF	RTC L	₋oad							
								A write	e loads t	he curre	ent value	into the	RTC co	ounter (R	TCC).	
								A read	d returns	the 32-	bit load	value.				

November 30, 2007

Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

Hibernation Control (HIBCTL) Base 0x400F.C000 Offset 0x010 Type R/W, reset 0x0000.0000

Type Tow			00													
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1		VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0x00	compa	atibility v		e produo	cts, the v	alue of	a reserv	. To prov ed bit sh	
7		١	VABORT		R/W		0	Powe	r Cut Ab	ort Enab	le					
								0: Pov	ver cut c	occurs du	uring a lo	ow-batte	ry alert			
								1: Pov	ver cut is	s aborte	d					
6		C	CLK32EN		R/W		0	32-kH	z Oscilla	ator Enal	ble					
								0: Dis	abled							
								1: Ena	abled							
								used,	then sof		nould wa	ait 20 ms			e. If a cry s bit to al	
5		LC	OWBATE	N	R/W		0	Low B	attery N	Ionitoring	g Enable	e				
								0: Dis	abled							
								1: Ena	abled							
								When	set, low	battery	voltage	detectio	n is ena	bled.		
4		I	PINWEN		R/W		0	Exterr	nal WAKE	Pin Ena	able					
								0: Dis	abled							
								1: Ena	abled							
								When	set, an	external	event o	n the \overline{WA}	<u>स्</u> ह pin v	vill re-po	wer the	device.
3		F	RTCWEN		R/W		0	RTC \	Vake-up	Enable						
								0: Dis	abled							
								1: Ena	abled							
								device		on the R		•		,	re-powe correspo	

Bit/Field	Name	Туре	Reset	Description
2	CLKSEL	R/W	0	Hibernation Module Clock Select
				0: Use Divide by 128 output. Use this value for a 4-MHz crystal.
				1: Use raw output. Use this value for a 32-kHz oscillator.
1	HIBREQ	R/W	0	Hibernation Request
				0: Disabled
				1: Hibernation initiated
				After a wake-up event, this bit is cleared by hardware.
0	RTCEN	R/W	0	RTC Timer Enable
				0: Disabled
				1: Enabled

Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

Hibernation Interrupt Mask (HIBIM) Base 0x400F.C000 Offset 0x014 Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 I					reser	ved			1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	15	14	1 1	12	r		r r		,	, <u> </u>	<u> </u>	, , , , , , , , , , , , , , , , , , ,		1	r	
							rved						EXTW		RTCALT1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Resei	0	U	0	0	U	0	0	U	0	0	0	U	0	U	U	U
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31:	4		reserved		RO	0.00	00.0000	Softwa	ro obou	ld not re	ly on th		of a road	erved bit	To prov	ido
51.	4		leselveu		κυ	0.00	00.0000							a reserv		
												ify-write				
								preser				ily write	operatio			
3			EXTW		R/W		0	Extern	al Wake	e-Up Inte	rrupt M	ask				
								0: Mas	kod							
								0. 10163	Keu							
								1: Unn	nasked							
2			LOWBAT		R/W		0	Low B	attory V	oltage In	torrunt	Mask				
2					17/10		0			onage ii	lienupi	Mask				
								0: Mas	sked							
								1: Unn	nasked							
1		F	RTCALT1		R/W		0	RTC A	lert1 Int	terrupt N	lask					
								0: Mas	sked							
								1.100	nasked							
								1. 000	askeu							
0		F	RTCALTO		R/W		0	RTC A	lert0 Int	terrupt N	lask					
								0: Mas	sked							
									nasked							
								i. Unn	lasked							

Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Hibernation Raw Interrupt Status (HIBRIS)

Base 0x400F.C000 Offset 0x018

Type RO, reset (0x0000.0000
------------------	-------------

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				r 1	rese	rved	Ĩ		1		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•				rese	rved					•	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31	:4		Name reserved		Type RO		Reset 00.0000	compa	are shou	ith futur	e produ	cts, the v	alue of	erved bit. a reserv n.	•	
3			EXTW		RO		0	Exterr	nal Wake	-Up Rav	v Interru	upt Statu	S			
2		I	LOWBAT	-	RO		0	Low B	attery Vo	oltage R	aw Intei	rrupt Sta	tus			
1		F	RTCALT1	1	RO		0	RTC A	Alert1 Ra	w Interr	upt Stat	us				
0		F	RTCALTO)	RO		0	RTC A	Alert0 Ra	w Interr	upt Stat	us				

Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved					1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved						EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:			Name reserved		Type RO		Reset 00.0000	compa	are shou	ith futur	e produo	cts, the v	alue of	erved bit. a reserv n.	•	
3			EXTW		RO		0	Exterr	nal Wake	-Up Mas	sked Inte	errupt S	tatus			
2		I	LOWBAT		RO		0	Low B	attery Vo	oltage M	asked li	nterrupt	Status			
1		F	RTCALT1	l	RO		0	RTC A	Alert1 Ma	asked In	errupt S	Status				
0		F	RTCALTO)	RO		0	RTC A	Alert0 Ma	asked In	errupt S	Status				

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

Hibernation Interrupt Clear (HIBIC)
Base 0x400F.C000 Offset 0x020 Type R/W1C, reset 0x0000.0000

.,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1 1 1		i i	reser	rved		Ì	ï	1	Î	Î	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			т т т	rese	erved	1				I	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31: 3	:4		Name reserved EXTW		Type RO R/W1C		Reset 00.0000 0	compa preser Extern	are shou atibility w ved acro al Wake	/ith futur oss a rea	e produ ad-modi sked Int	cts, the fy-write errupt C	value of operatio	a reserv	. To prov ed bit sh	
2			LOWBAT	-	R/W1C		0	Low B	atterv V	oltage M	lasked I	nterrupt	Clear			
									,	an indete		•				
1			RTCALT1		R/W1C		0	RTC A	lert1 Ma	asked In	terrupt (Clear				
										an indete						
0		l	RTCALTO)	R/W1C		0	RTC A	Nert0 Ma	asked In	terrupt (Clear				
								Reads	return :	an indete	erminate	value				
								i (Caus			Similar	, value.				

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as $0x7FFF \pm N$ clock cycles.

Hibernation RTC Trim (HIBRTCT)


Base 0x400F.C000 Offset 0x024 Type R/W, reset 0x0000.7FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	erved		1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I					1	I TF	I RIM		1	I	1	1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	are shou atibility w rved acre	/ith futur	e produ	cts, the v	alue of	a reserv	•	
15	:0		TRIM		R/W	0:	x7FFF	RTC	Trim Valu	le						
									alue is lo ust the F			•				

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. The compensation is made by software by adjusting the default value of 0x7FFF up or down.

Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.




8 Internal Memory

The LM3S2620 microcontroller comes with 32 KB of bit-banded SRAM and 128 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

8.1 Block Diagram

Figure 8-1. Flash Block Diagram



8.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

8.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

8.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 509 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two pairs of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 8-1 on page 138.

FMPPEn	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

Table 8-1. Flash Protection Policy Combinations

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 139.

8.3 Flash Memory Initialization and Configuration

8.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

8.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

8.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the **ERASE** bit is cleared.

8.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by the user and there is no mechanism for the user to erase them back to a 1 value.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 139 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 8-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris® device.

8.4 Register Map

Table 8-3 on page 139 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table	8-3.	Flash	Register	Мар
-------	------	-------	----------	-----

Offset	Name	Туре	Reset	Description	See page
Flash Cor	ntrol Offset				
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	141

Offset	Name	Туре	Reset	Description	See page
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	142
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	143
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	145
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	146
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	147
System C	ontrol Offset				
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	149
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	149
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	150
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	150
0x140	USECRL	R/W	0x16	USec Reload	148
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	151
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	152
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	153
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	154
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	155
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	156
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	157
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	158
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	159

8.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Type R/W	/, reset (0x0000.00	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		1	reserved				1	, , , , , , , , , , , , , , , , , , ,			OFFSET
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T	1	г т		1	OFF	SET		[1	, i		ſ	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descri	ption							
31:	31:17 reserved		RO		0x0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
16	:0		OFFSET	Г	R/W		0x0	Addres	ss Offse	ŧ						
												operatio	•		•	

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0000

> Address offset in flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page 139 for details on values for this field).

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash N	lemory/	Data (FMD)													
Base 0x4 Offset 0x Type R/W	004		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1			1	DA	TA					I	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I				1	DA	TA		I			I	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	DAA	R/W						
									R/W							
Reset	0	0	0	0	0	0	0	0	R/W 0	0	0	0	0	0	0	0
Reset	0		0													
Reset Bit/F			0 Name			0			0							
	ield				0	0	0	0	0 ption							

November 30, 2007

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 141). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 142) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash M Base 0x4 Offset 0x0 Type R/W	00F.D00	00	ol (FMC))												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		і і		1	I WR	I KEY					1 1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1. J.				res	erved						СОМТ	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31:	16		WRKEY		WO		0x0	Flash	Write Ke	ey						
								of acc field fo	cidental f	lash writ e to occu	es. The ur. Writes	value 0x s to the I	xA442 n F MC reو	o minimiz nust be w gister witl he value	ritten in nout this	to this
15	:4		reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
3			COMT		R/W		0	Comn	nit Regis	ter Valu	е					
									nit (write ect on th				volatile	storage.	A write	of 0 has
								previc	-	nit acce	ss is con	nplete, a	a 0 is re	ss is prov turned; o d.		
								This c	an take	up to 50	μs.					
2			MERASE	E	R/W		0	Mass	Erase F	lash Me	mory					
								If this bit is set, the flash main memory of the device is all erased. A write of 0 has no effect on the state of this bit.								
								previc	ous mass	s erase a	access is	s comple	ete, a 0	iccess is is returne ete, a 1 is	d; othe	wise, if
								This c	an take	up to 25	0 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 up

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I I		1 1 1		1	rese	rved	1 1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ì	1	ſ	r r		1	erved	r	1 1		1	r	ì	PRIS	ARIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:2		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv	•	
1			PRIS		RO		0	Progra	amming	Raw Inte	errupt S	tatus				
								progra not co	amming ompleteo ated thr	ates the c cycle co d. Progra rough the	mpleted mming	; if clear cycles ar	ed, the p re either	orogram write or	ming cyo erase a	cle has ctions
C)		ARIS		RO		0	Acces	s Raw	Interrupt	Status					
								tried to Prote Progr	o access ction R am Ena	tes if the f s the flash ead Ena able (FMI	n counte ble (FM PPEn) r	r to the p PREn) a egisters.	olicy as and Flas	set in the	e Flash M ory Prot	lemory ection

to improperly access the flash.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM) Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	I	1 1 1		1	rese	rved			1	1	r	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		1 1 1		res	erved	1			1	1	1	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F			Name		Туре		Reset	Descri	•							
31	:2		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv		
1			PMASK		R/W		0	Progra	amming	Interrup	t Mask					
								to the to the o	controlle	er. If set,	a prog	of the pro- ramming- errupts a	-generat	ed inter	rupt is pr	omoted
0			AMASK		R/W		0	Acces	s Interru	ipt Mask	Ĩ					
								contro	ller. If se ller. Oth	et, an ac	cess-ge	of the ac enerated ts are rec	interrup	t is pron	noted to	the

17

RO

18

RO

16

RO

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

21

RO

20

RO

19

RO

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 31 30 28 27 26 25 24 22 29 23 reserved Type RO RO RO RO RO RO RO RO RO RO

Reset	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1 1		· ·		rese	l erved					1		PMISC	AMISC	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	
Bit/Fi	ield		Name		Туре		Reset	Descr	iption								
31:	2		reserved		RO		0x00	compa	atibility w	ith futur/	e produ	e value o cts, the v fy-write o	alue of a	a reserv	•		
1			PMISC		R/W1C		0	Progra	amming	Masked	Interrup	t Status	and Cle	ar			
								progra by wri	amming ting a 1.	cycle co The PRI	mpleted	nterrupt v and was he FCRI cleared.	s not ma	sked. Tl	his bit is		
0			AMISC		R/W1C		0	Acces	s Maske	d Interru	upt Statu	us and C	lear				
								acces a 1. Tl	s was at	empted	and was	errupt wa not mas register	ked. Thi	s bit is c	leared by	/ writing	

8.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

USec Reload (USECRL)

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

Base 0x4 Offset 0x	00F.E00 140		nl)													
Type R/W																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•		erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	rese	rved		1	1		1	r	US	EC	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		USEC		R/W		0x18	Micros	second I	Reload V	/alue					
									1 of the ammed.	controlle	er clock	when the	e flash is	s being e	erased o	r
									should b gramme	e set to (ed.	0x18 (24	MHz) w	henever	the flash	n is being	erased

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.D000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 128 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.D000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 128 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

User Do Base 0x4 Offset 0x Type R/W	00F.E000 1D0))														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		T	I	r r I		1 1		DATA			ı ۱			1	
Type Reset	R/W 1	R/W 1	R/W	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W	R/W	R/W 1	R/W	R/W 1	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				DAT	A							DBG1	DBG0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
Bit/F	ield		Name		Туре	F	Reset	Desci	ription							
3	1		NW		R/W		1	User	Debug N	ot Writte	en					
									fies that			d has not	t been w	ritten.		
30	:2		DATA		R/W	0x1F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	lized to	all 1s ar	id can
1			DBG1		R/W		1	Debu	g Contro	1						
									BG1 bit r		1 and D	BG0 mus	t be 0 fc	or debug	to be av	ailable.
0	1		DBG0		R/W		0	Debu	g Contro	0						
								The D	BG1 bit r	nust be	1 and D	BG0 mus	t be 0 fc	r debug	to be av	/ailable.

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFFF

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		• •													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW				· · ·		1 1		DATA		1	1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				1 1	DA	I ATA		1	1	1	I	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	1		NW		R/W		1	Not W	Vritten							
								Speci	fies that	this 32-l	bit dword	d has no	t been w	ritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	lized to	all 1s ar	ıd can

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFFF

	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		I I						DATA		ſ			I	1	I
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I I	1			г т	DA	I ATA	ſ	ſ			I	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	I		NW		R/W		1	Not W	/ritten							
								Speci	fies that	this 32-l	oit dword	d has no	t been w	ritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u		a value.	This field	d is initia	lized to	all 1s ar	ıd can

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x2 Type R/W	204		FF													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	т т т		1 1	READ_	I I ENABLE		1				r	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	I	т т т		1 1	READ_	I I ENABLE		I			ſ	ſ	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31:	:0	REA	D_ENA	BLE	R/W	0xF	FFFFFF	Flash	Read Er	nable						
									les 2-KB ined as s						•	

Flash Memory Protection Read Enable 1 (FMPRE1) Base 0x400E E000

Value Description

0xFFFFFFF Enables 128 KB of flash.

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x Type R/W	208		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г г 1			READ_	I I ENABLE					1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I	1				READ_	I I ENABLE					I	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription						R/W 0 1 R/W 0	
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ined as s						•	

Value

Description 0x00000000 Enables 128 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2) Base 0x400F.E000

November 30, 2007

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x4 Type R/W	20C		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			r	1	г т		г т	READ_	ENABLE		ſ				1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	ſ	1	г т 1		I I	READ_	ENABLE		Γ			ſ	I	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ined as s						•	

Flash Memory Protection Read Enable 3 (FMPRE3) Base 0x400F.E000

Value Description

0x00000000 Enables 128 KB of flash.

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404 Type R/W, reset 0xFFFF.FFFF

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		г г	PROG_	ENABLE		1	1	1	I		
Type Reset	R/W 1	R/W 1														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1	r r		г г	PROG_	ENABLE		1	1	r 1	r	· · · · ·	
Type Reset	R/W 1	R/W 1														
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	:0	PRC	G_ENA	BLE	R/W	0xFF	FFFFFF	Flash	Program	nming E	nable				/ R/W 1 1	
								Value		Decer						

Value Description 0xFFFFFFF Enables 128 KB of flash.

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		I		1	г т		I I	PROG_I	ENABLE			1			1		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
Reset									-						0		
г	15	14	13	12	11	10	9	8	·	6	5	4	3	2	1		
								PROG_I	ENABLE								
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре	F	Reset	Descr	iption								
31:	0	PRC	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable						
								000 Flash Programming Enable Configures 2-KB flash blocks to be execute only. The policies may combined as shown in the table "Flash Protection Policy Combination									

Value Description

0x00000000 Enables 128 KB of flash.

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x40C Type R/W, reset 0x0000.0000

.,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ı	1	1				PROG_	I I ENABLE				1	I		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1				PROG_	ENABLE				1	1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	31:0 PROG_ENABLE R/W 0x00000000 Flash Programming Enable															
Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations																

Value Description

0x00000000 Enables 128 KB of flash.

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module is FiRM-compliant and supports 12-52 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:


- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 9-1 on page 161). The LM3S2620 microcontroller contains eight ports and thus eight of these physical GPIO blocks.





9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 168) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 167) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-2 on page 162, where u is data unchanged by the write.

Figure 9-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-3 on page 162.

Figure 9-3. GPIODATA Read Example



9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 169)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 170)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 171)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 172).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 173 and page 174). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 175).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers.

9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 9-1 on page 163 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 164 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	ister Bit Va	lue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	Х	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	X	?	?	?	?

Table 9-1. GPIO Pad Configuration Examples

Configuration	GPIO Reg	Register Bit Value ^a EL DIR ODR DEN PUR PDR DR2R DR4R DR8R SLR													
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR					
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X					
Digital Input (QEI)	1	Х	0	1	?	?	Х	Х	Х	Х					
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?					
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?					
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?					
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?					
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X					
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?					

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 9-2. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Value ^a											
	Interrupt Event Trigger	7	6	5	4	3	2	1	0				
GPIOIS	0=edge 1=level	х	X	X	X	х	0	х	Х				
GPIOIBE	0=single edge 1=both edges	Х	X	X	Х	Х	0	Х	X				
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	X	X	1	X	X				
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0				

a. X=Ignored (don't care bit)

9.3 Register Map

Table 9-3 on page 165 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000

- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	167
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	168
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	169
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	170
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	171
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	172
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	173
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	174
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	175
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	176
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	178
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	179

Table 9-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	180
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	181
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	182
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	183
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	184
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	185
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	186
0x524	GPIOCR	-	-	GPIO Commit	187
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	189
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	190
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	191
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	192
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	193
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	194
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	195
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	196
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	197
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	198
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	199
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	200

9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 168).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	rved			•		1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i -	1 1	rese	rved		1	i				DA	TA	Ì	Ì	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0							
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8	reserved			RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:0	7:0 DATA R/W 0x00						0x00	GPIO Data This register is virtually mapped to 256 locations in the address space.								

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines *ipaddr*[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by *ipaddr*[9:2] and are configured as outputs. See "Data Register Operation" on page 161 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x400 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ì	1	rese	rved			I				D	R	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:


Value Description

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1			rese	rved			1			r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	rved		l	•			I	I	S I		I	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0							
			N		T	-		Deere								

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense
				The IS values are defined as follows:

Value Description

0 Edge on corresponding pin is detected (edge-sensitive).

1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 169) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 171). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'			. '		'	rese	rved					'	'	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1				I	E	I	1	·]
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8	-		RO				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
7:0	0 IBE R/W 0x00			0x00	GPIO Interrupt Both Edges											
								The I	BE value	es are de	efined as	s follows	:			

Value Description

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 171).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 169). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,		r	rese	rved			1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser																
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1			ſ	I	V	1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	31:8 reserved RO						0x00 Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•			
7:0	0		IEV		R/W		0x00	GPIO	Interrup	t Event						
								The I	EV value	es are de	efined as	s follows	:			

Value Description

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x4 Type R/M	rt B base rt C base rt D base rt E base rt F base rt G base rt H base 410	e: 0x4000 e: 0x4000 e: 0x4000 e: 0x4002 e: 0x4002 e: 0x4002 e: 0x4002 e: 0x4002	.5000 .6000 .7000 .4000 .5000 2.6000 2.7000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	I	r r I		1	rese	rved	1	1	1	1	r		r	
Type RO											RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	erved		1	_		I	1	I IN	I NE I	I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field Name Type Reset									Description								
31:8 reserved RO 0x00								compa	atibility v	vith futur	e produ	cts, the v	of a rese value of operatio	a reserv	•		

GPIO Interrupt Mask Enable

The IME values are defined as follows:

Value Description

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

7:0

IME

R/W

0x00

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 172). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x414 Type RO, reset 0x0000.0000

29 28 27 26 25 24 22 21 17 16 31 30 23 20 19 18 reserved RO Туре RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 RIS reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 RIS RO 0x00 **GPIO Interrupt Raw Status** Reflects the status of interrupt trigger condition detection on pins (raw,

The RIS values are defined as follows:

Value Description

prior to masking).

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x418 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved						'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser	15	14	13	12	11	10	9		7		5		3	2	4	
[15	14	1.		rved	10	1	8	, 	6		4 M		1	· · ·	
				1636	l							IVI	0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Type Reset Description											
31:	·8		reserved		RO		0x00	Softwa	are shou	ıld not re	elv on the	e value o	of a rese	erved bit	To prov	ride
01.	.0				110		0,000					cts, the v			•	
							preserved across a read-modify-write operation.									
7:0	0	MIS		RO		0x00	GPIO	Masked	Interrur	ot Status						
7.	•								maonea	monup						
								Maske	ed value	of interr	upt due	to corres	spondin	g pin.		

The MIS values are defined as follows:

Value Description


0 Corresponding GPIO line interrupt not active.

1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)



7:0

IC

W1C

0x00

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	1			1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	1	rese	r r	10	1	1	, 	ı –				-	· ·	ر آ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	W1C							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	31:8 reserved RO 0x00					0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

GPIO Interrupt Clear

The ${\tt IC}$ values are defined as follows:

Value Description

- 0 Corresponding interrupt is unaffected.
- 1 Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.


The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 176) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 186) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 187) have been set to 1.

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г т 1		1	rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	T		1	ſ	AFS	I SEL I	1	ſ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	c						Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x500 Type R/W, reset 0x000.00FF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			, , ,		1	rese	erved			•		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•					DR	V2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	_{et 0 0 0 0} t/Field Name			Name Type Reset												
31:	31:8 reserved				RO	RO 0x00 Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•				
7:0	0		DRV2		R/W		0xFF	Outpu	it Pad 2-	mA Driv	e Enable	е				
								A writ	e of 1 to	either G		4[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	т т		r r		1	rese	rved	1		1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset															0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•		rese	rved			•		1		DR	I RV4 I	1	1	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	o o o o eld Name				Туре	I	Reset	Descr	iption								
31	31:8 reserved				RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:	0		DRV4		R/W		0x00	Outpu	It Pad 4	-mA Driv	e Enabl	е					
								A writ	e of 1 to	either G	PIODR	2[n] or G	PIODR	8[n] cle	ars the		

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x508 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		•					•	rese	erved				1	•				
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	e RO RO RO RO RO RO RO R/W												1					
Туре															R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	iold		Name		Туре	ſ	Reset	Descr	intion									
Divi	iciu		Name		Type		10301	Desci	iption									
31:	31:8 reserved				RO 0x00				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0	0		DRV8		R/W		0x00	Outpu	it Pad 8-	mA Driv	e Enable	е						
								A writ	e of 1 to	either G	PIODR	2[n] or G	PIODR	4[n] clea	ars the			

clock cycle after the write.

corresponding 8-mA enable bit. The change is effective on the second

November 30, 2007

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 185). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 163).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
GPIO Port H base: 0x4002.7000
Offset 0x50C
T

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved	I	l	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset		U	0		0		0	0	U	0	0	U	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved					1		0	DE	1	•	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8			reserved		RO		0x00	comp	atibility v	vith futur	e produ	cts, the v		a reserv	. To prov ed bit sh	
7:0	0		ODE		R/W		0x00	Outpu	it Pad O		in Enabl					

The ODE values are defined as follows:

Value Description

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 183).

GPIO Pull-Up Select (GPIOPUR)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x5	GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x510 Type R/W, reset -															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Type RO															
Type RO R																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	'				PL	I JE I	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv		
7:0 PUE R/W - Pad Weak Pull-Up Enable																
A write of 1 to GPIOPDR[n] clears the corresponding GPIOPUR[n enables. The change is effective on the second clock cycle after th write.																

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 182).

GPIO Pull-Down Select (GPIOPDR)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x5	GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x514 Type R/W, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	г <u>г</u>		1	rese	rved	1		-		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reserved PDE															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	D // //	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	<u>^</u>		•	0	•				R/W							0
Reset	0	0	0	0	0	0	0	0	R/W 0	R/W 0	0	0	0	0	0	0
				0			0	0	0							0
Reset Bit/F			0 Name	0	0 Type				0							0
	ield	0					0	0 Descri Softwa compa	0 iption are shou atibility v	0 Ild not re	0 Iy on the e produce	0 e value o cts, the v	0 of a rese value of	0 erved bit a reserv	0 . To prov	
Bit/F	ield :8	0	Name		Туре		0 Reset	0 Descri Softwa compa preser	0 iption are shou atibility v ved acr	0 uld not re vith futur	0 ely on the e produc ad-modi	0 e value o cts, the v	0 of a rese value of	0 erved bit a reserv	0 . To prov	vide

write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The GPIOSLR register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the GPIO 8-mA Drive Select (GPIODR8R) register (see page 180).

GPIO Slew Rate Control Select (GPIOSLR)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1			rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			I		SF	RL I	I	I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

Value Description

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					l	rese	rved		l			1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	r	1		rved			1			r	DE		1	r	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	Bit/Field Name Type Reset								iption							
31:	:8	I	reserved		RO	(0x00	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	7:0 DEN R/W - Digital Enable															
								The D	EN value	es are de	efined as	s follows	:			

Value Description


- 0 Digital functions disabled.
- 1 Digital functions enabled.
 - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 187). Writing 0x1ACCE551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x520 Type R/W, reset 0x000.0001



A write of the value 0x1ACCE551 unlocks the **GPIO Commit (GPIOCR)** register for write access. A write of any other value reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x0000.0001 locked

0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register will be committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.


The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the GPIOCR register will be ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the **GPIOAFSEL** registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and **GPIOAFSEL** registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port F base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x524



Bit/Field	Name	Туре	Reset	Description
7:0	CR	-	-	GPIO Commit
				On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
				Note: The default register type for the GPIOCR register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the GPIOCR register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00FO.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xF	GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0xFD0 Type RO, reset 0x0000.0000															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			rese	rved			-				PII	D4	1		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description																
31:	8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produo	cts, the v	alue of	a reserv	•	
7:0	D		PID4		RO		0x00	GPIO	Periphe	ral ID Re	egister[7	[0]				

Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xF	GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0xFD4 Type RO, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RO R															
Туре	RO	RO	RO	RO	RO	RO				RO	RO	RO	RO	RO		RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			rese	rved		1	1				PI	D5	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description																
31:	:8	r	reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		PID5		RO		0x00	GPIO	Periphe	ral ID Re	egister[1	5:8]				

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xF	GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0xFD8 Type RO, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		i i		Î	rese	rved						Ì	Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1				PI	D6		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description																
31:	8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:0	D		PID6		RO		0x00	GPIO	Periphe	ral ID Re	egister[2	3:16]				

Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xR Type RO,	rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FDC	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		r r		ì	rese	i erved				1	Î		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•	1				PI	I D7 I	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	:8	r	reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produo	cts, the v	value of	a reserv	•	
7:0	0		PID7		RO		0x00	GPIO	Periphe	ral ID Re	egister[3	1:24]				

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

rt B base: rt C base: rt D base: rt E base: rt F base: rt G base rt H base: FE0	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•			1	rese	rved					1		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0
											0			0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved		•	•				PII	D0	•		•
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1
ield		Name		Туре		Reset	Descr	iption							
:8	r	reserved		RO		0x00	compa	atibility w	vith futur	e produc	cts, the v	alue of	a reserv	•	
0		PID0		RO		0x61	GPIO	Periphe	ral ID R	egister[7	:0]				
							Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.
	rt B base: rt C base rt D base rt F base: rt F base: rt F base: rt H base FE0 , reset 0xi 31 R0 0 15 R0 0 15 R0 0	rt B base: 0x4000. rt C base: 0x4000. rt D base: 0x4000. rt E base: 0x4002. rt F base: 0x4002. rt H base: 0x4002. rt H base: 0x4002. reset 0x0000.006 31 30 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14	reset 0x0000.0061 31 30 29 RO RO RO 0 0 0 15 14 13 RO RO RO 0 0 0 ield Name :8 reserved	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt G base: 0x4002.7000 FE0 , reset 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 RO RO RO RO RO 0 0 0 0 15 14 13 12 rese RO RO RO RO RO 0 0 0 0 15 reset RO RO RO RO RO 0 0 0 0 15 reset RO RO RO RO RO 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO RO 16 RO RO RO RO RO RO RO 17 RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.6000 rt G base: 0x4002.7000 FE0 reset 0x4002.7000 FE0 reset 0x4000.0061 31 30 29 28 27 26 25 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 16 RO RO RO RO RO RO RO RO 17 RO RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO RO 19 RO RO 10 RO RO RO RO RO RO RO RO RO RO 10 RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.6000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FE0 reset 0x0000.0061 31 30 29 28 27 26 25 24 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 16 17 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 18 10 10 9 19 10 10 0 10 10 0 10 10 0 10 10 0 10 10 0 10 0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt E base: 0x4002.4000 rt F base: 0x4002.5000 rt G base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 26 25 24 23 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 16 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.5000 rt G base: 0x4002.7000 FE0 , reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 RO RO O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 RO RO O 15 14 13 12 11 10 9 8 7 6 RO RO O 15 14 13 12 11 10 9 8 7 6 RO RO R	rt B base: 0x4000.5000 rt C base: 0x4000.7000 rt D base: 0x4002.4000 rt F base: 0x4002.5000 rt F base: 0x4002.7000 rt F base: 0x4002.7000 FE0 reserved reset 0x0000.0061 reserved 31 30 29 28 27 26 25 24 23 22 21 RO RO	the base: 0x4000.5000 the base: 0x4000.7000 the base: 0x4002.4000 the base: 0x4002.5000 the base: 0x4002.7000 reset 0x4002.7000 reset 0x4002.7000 reset 0x4002.7000 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 reset 0x0000.0061 0 <td>H B base: 0x4000.5000 H C base: 0x4000.7000 H E base: 0x4002.4000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FED reset 0x0000.0061 29 28 27 26 25 24 23 22 21 20 19 31 30 29 28 27 26 25 24 23 22 21 20 19 reset/dett RO R</td> <td>H B base: 0x4000.5000 H C base: 0x4000.6000 H D base: 0x4000.7000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FE0 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 Reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 RO R</td> <td>rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt B base: 0x4002.5000 rt B base: 0x4002.7000 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 reserved reserved reserved </td>	H B base: 0x4000.5000 H C base: 0x4000.7000 H E base: 0x4002.4000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FED reset 0x0000.0061 29 28 27 26 25 24 23 22 21 20 19 31 30 29 28 27 26 25 24 23 22 21 20 19 reset/dett RO R	H B base: 0x4000.5000 H C base: 0x4000.6000 H D base: 0x4000.7000 H E base: 0x4002.5000 H E base: 0x4002.5000 H B base: 0x4002.7000 FE0 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 Reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 RO R	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt B base: 0x4002.5000 rt B base: 0x4002.7000 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.0061 reserved reserved reserved

Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x	rt A base: rt B base: rt C base: rt D base: rt E base: rt F base: rt G base: rt H base:	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 .6000 .7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		г <u>г</u> г 1		1	rese	rved		1	1	1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1	1		I	1	I Pl	I D1 I	I	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		1	RO 0	RO 0	RO 0
	0			RO	RO	0			0			RO	RO			
Reset	o Field	0	0	RO 0	RO 0	0	0	0 Descr Softwa compa	0 iption are shou atibility v	0 uld not re vith futur	0 ely on th re produ	RO 0 e value cts, the	RO	0 erved bit a reserv	0 . To prov	0 vide
Reset Bit/F	o Field :8	0	0 Name	RO 0	RO 0 Type	0	0 Reset	0 Descr Softw comp prese	0 iption are shou atibility v	0 uld not re vith futur oss a re	0 ely on th re produ ad-modi	RO 0 e value cts, the ify-write	RO 0 of a rese value of a	0 erved bit a reserv	0 . To prov	0 vide

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x Type RO	rt B base rt C base rt D base rt E base rt F base rt G base rt H base FE8	0x4000. 0x4000 0x4000 0x4002. 0x4002. 0x4002. 0x4002 0x4002	5000 6000 7000 4000 5000 .6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Ì	Ì	1 1 1		ì	rese	rved		1	ì	1	î	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved		•				I	I Pl	I D2 I	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	50		DO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	RO 0	RO 0	RO 0	0	1	1	0	0	0
Reset Bit/F		0			0	0	0	0	0				1	0	0	0
	ield		0	0		0		0 Descr Softwa compa	o iption are shou	0 Ild not re vith futur	0 ely on the re produc	1 e value o cts, the v	of a rese value of	erved bit	. To prov	

Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol Offset 0x	rt A base: rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FEC , reset 0x	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved	1	1	1	1		1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											1	1	1		1	
				rese	rved		•			1	•	P	D3	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		1	RO 0	RO 0	RO 1
	0			RO	RO				0			RO	RO			
Reset	o Tield	0	0	RO	RO 0		0	0 Descr Softwa compa	0 iption are shou atibility v	0 uld not re vith futur	0 ely on th	RO 0 e value cts, the	RO	0 erved bit a reserv	o . To prov	1 vide
Reset Bit/F	o Field :8	0	0 Name	RO	RO 0 Type		0 Reset	0 Descr Softw comp prese	0 iption are shou atibility v rved acr	0 uld not re vith futur ross a re	0 ely on th	RO 0 e value cts, the y fy-write	RO 0 of a rese value of a	0 erved bit a reserv	o . To prov	1 vide
Reset Bit/F 31	o Field :8	0	0 Name reserved	RO	RO 0 Type RO		0 Reset 0x00	0 Descr Softw compa prese GPIO	0 iption are shou atibility v rved acr Periphe	0 uld not re with futur oss a re eral ID R	0 ely on the re produc ad-modi egister[3	RO 0 e value cts, the fy-write 81:24]	RO 0 of a rese value of a	⁰ erved bit a reserv n.	0 . To prov ed bit sh	1 vide nould be

Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x Type RO	rt C base rt D base rt E base rt F base rt G base rt H base FF0	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· · ·		1	rese	rved			1			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		Ì	I				С	ID0		I	
Туре	RO										-			-	50	RO
		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	RO 0	RO 0	RO 0	0 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	0	1
	0								0							
Reset	o Tield	0	0		0		0	0 Descr Softwa compa	0 iption are shou atibility v	0 Ild not re vith futur	0 Iy on the produ	0 e value cts, the		1 rved bit a reserv	0 . To prov	1 vide
Reset Bit/F	o Field :8	0	⁰ Name		o Type		0 Reset	0 Descr Softwa compa prese	0 iption are shou atibility v rved acr	0 Ild not re vith futur	0 ely on th e produ ad-modi	0 e value cts, the fy-write	1 of a rese value of a	1 rved bit a reserv	0 . To prov	1 vide

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000

GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi Offset 0xi Type RO,	rt C base: rt D base: rt E base: rt F base: rt G base: rt H base: FF4	0x4000. 0x4000. 0x4002.4 0x4002.5 0x4002. 0x4002.	6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				1	rese	rved					r	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1					CI	D1	I	1	
Туре	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 1	RO	RO	RO 1	RO 0	RO 0	RO 0	RO
Reset	U	U	U	U	0	U	U	U	1	1	1	1	U	U	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	r	eserved		RO		0x00	compa	atibility w	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide hould be
7:	0		CID1		RO		0xF0	GPIO	PrimeCe	ell ID Re	gister[1	5:8]				
								Provid	les softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	/stem.

Register 31: GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xt Type RO,	rt C base rt D base rt E base rt F base rt G base rt H base FF8	0x4000.6 0x4000.7 0x4002.4 0x4002.5 0x4002.6 0x4002.6	5000 7000 4000 5000 5000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		· · · ·	1		 		1	rese	rved	1	1			1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		· · · ·	- T	rese	rved		1		ľ	1	1	CI	D2	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	r	eserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		CID2		RO		0x05	GPIO	PrimeCe	ell ID Re	gister[2	3:16]				
								Provid	les softw	are a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO POI GPIO POI GPIO POI GPIO POI GPIO POI GPIO POI GPIO POI Offset 0xl Type RO,	rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FFC	: 0x4000. : 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved	1		1	1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i i	1	rese	rved		1	1		r	r	CI	I ID3	ľ	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
	0								1							
Reset	o ield	0	0	0	0		0	0 Descr Softwa compa	1 iption are shou atibility v	0 uld not re vith futur	1 ely on th re produ	1 e value cts, the		0 erved bit a reserv	0 . To prov	1 vide
Reset Bit/F	o ield :8	0	⁰ Name	0	o Type		0 Reset	0 Descr Softwa compa prese	1 iption are shou atibility v rved acr	0 uld not re vith futur	1 ely on th e produ ad-modi	1 e value cts, the fy-write	0 of a rese value of	0 erved bit a reserv	0 . To prov	1 vide

10 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer0, Timer1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

Note: Timer2 is an internal timer and can only be used to generate internal interrupts.

The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 39) and the PWM timer in the PWM module (see "PWM Timer" on page 427).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

10.1 Block Diagram

Note: In Figure 10-1 on page 202, the specific CCP pins available depend on the Stellaris[®] device. See Table 10-1 on page 202 for the available CCPs.




Figure 10-1. GPTM Module Block Diagram

Table 10-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5
Timer 3	TimerA	-	-
	TimerB	-	-

10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 213), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 214), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 216). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 227) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 228). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 231) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 232).

10.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 227
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 228
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 235
- GPTM TimerB (GPTMTBR) register [15:0], see page 236

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 214), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 218), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 223), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 225). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 221), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 224).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 229) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 213). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the **TnOTE** bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
0000000	1	2.6214	mS
0000001	2	5.2428	mS
00000010	3	7.8642	mS
11111100	254	665.8458	mS
11111110	255	668.4672	mS
11111111	256	671.0886	mS

Table 10-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

10.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 206 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 10-2. 16-Bit Input Edge Count Mode Example

10.2.3.3 16-Bit Input Edge Time Mode

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 207 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 10-3. 16-Bit Input Edge Time Mode Example

10.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 208 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 10-4. 16-Bit PWM Mode Example

10.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, TIMER2, and TIMER3 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 209. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **TNTOIM** bit in the **GPTM** Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the ThTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the ThTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 209. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 210 through step 9 on page 210.

10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

10.4 Register Map

Table 10-3 on page 211 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000
- Timer3: 0x4003.3000

Table 10-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	213
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	214

Offset	Name	Туре	Reset	Description	See page
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	216
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	218
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	221
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	223
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	224
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	225
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	227
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	228
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	229
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	230
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	231
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	232
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	233
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	234
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	235
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	236

10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1		· ·		, ,	reserv	ved			1		1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	r	1 1 1		reserved			1 1		r	1		GPTMCFO	3		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0		
Bit/F	Bit/Field Name				Туре		Reset	Description										
31	31:3 reserved RO 0x00 Software should no compatibility with f preserved across a							with futur	e produ	cts, the	value of	a reserv	•					
2:	0	C	BPTMCF	G	R/W		0x0	GPTM	GPTM Configuration									
									The GPTMCFG values are defined as follows:									
								Value	Des	scription								
								0x0	32-	bit timer o	configur	ation.						
								0x1	32-	bit real-tir	ne cloc	k (RTC)	counter	configur	ation.			
								~ ~	-									

- 0x2 Reserved.
- 0x3 Reserved.
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		reserved																	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		•	•			res	erved				•	•	TAAMS	TACMR	TA	MR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Field Name Type Reset De								Descr	iption										
31	:4		reserved		RO 0x00 Software should not rely on the value of a reserved bit. To prov									/ide					
		compatibility with future products, preserved across a read-modify-v												ed bit sh	nould be				
								preser	ved acro	oss a rea	ad-modi	ty-write	operatio	n.					
3			TAAMS		R/W		0	GPTN	I TimerA	Alterna	te Mode	Select							
								The TAAMS values are defined as follows:											
									Descri										
								0	Captur	e mode	is enabl	ed.							
								1	PWM	node is	enabled								
									Note:	To er	nable PV	VM mod	node, you must also clear the TACMR						
										bit a	nd set th	IE TAMR	field to (0x2.					
2		TACMR R/W 0 GPTM TimerA Capture Mode																	
The TACMR values are defined as follows:																			
								Volue	Descri	ntion									
									Descri		odo								
0 Edge-Count mode.																			

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.
				In 32 bit timer configuration, this register controls the mode and the

In 32-bit timer configuration, this register controls the mode and the contents of $\ensuremath{\mathsf{GPTMTBMR}}$ are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		reserved																		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	15	1	1.	12	· · ·		erved	· · ·				4	TBAMS	TBCMR	ТВ	MR				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Bit/F	ield		Name		Туре	I	Reset	Descri	ption											
31:	compa							tware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.												
3		TBAMS R/W 0					0	GPTM TimerB Alternate Mode Select												
								The T	BAMS Va	lues are	defined	as follo	ws:							
								Value	Descri	ption										
								0	Captu	e mode	is enabl	ed.								
								1	PWM	mode is o	enabled	-								
											To enable PWM mode, you must also clear the ${\tt TBCMR}$ bit and set the ${\tt TBMR}$ field to 0x2.									
2 TBCMR R/W 0								GPTM TimerB Capture Mode												
								The TBCMR values are defined as follows:												
								Value	Descri	ption										
								0	Edge-	Count me	ode.									

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TBMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
								rese	erved		I			1							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
	reserved	TBPWML	TBOTE	reserved	TBEV	ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN					
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0					
Bit/F	ield		Name		Туре	I	Reset	Descr	iption												
31:'	15	r	eserveo	1	RO		0x00	comp	atibility v	ith futur	e produ		alue of a	a reserv	. To provi ed bit sh						
14	1	Т	BPWMI	L	R/W		0	GPTN	1 TimerB	PWM C	Output Lo	evel									
								The T	BPWML V	alues ar	e define	ed as foll	ows:								
							Value Description														
								0 Output is unaffected.													
								 Output is unaffected. Output is inverted. 													
13	3		твоте		R/W		0	GPTN	1 TimerB	Output	Trigger	Enable									
								The T	BOTE Va	lues are	defined	l as follo	ws:								
								Value	e Descri	ption											
								0	The ou	itput Tim	erB trig	ger is dis	sabled.								
								1	The ou	Itput Tim	erB trig	ger is en	abled.								
12	2	r	reserved	I	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
11:1	10	т	BEVEN	т	R/W		0x0	0 GPTM TimerB Event Mode													
								The TBEVENT values are defined as follows:													
							Value Description														
								0x0	Positiv	e edge.											
								0x1	Negati	ve edge											
						0x2 Reserved															
								0x3	Both e	dges.											

Bit/Field	Name	Туре	Reset	Description
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description 0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
				5
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable
4	RICEN	FX/ VV	0	The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.

Bit/Field	Name	Туре	Reset	Description
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved			•						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			reserved			CBEIM	CBMIM	твтоім		rese	rved	i	RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption									
31:	11		reserved		RO	(0x00	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of operation	a reserv				
10)		CBEIM		R/W		0	GPTM	I Captur	eB Ever	nt Interru	pt Mask						
								The C	BEIM Va	lues are	defined	l as follo	ws:					
							Value Description											
								0	Interru	pt is disa	abled.							
								1	Interru	pt is ena	abled.							
9			CBMIM		R/W		0	GPTM	I Captur	eB Matc	h Interru	ipt Mask	K					
								The C	BMIM Va	lues are	defined	l as follo	ws:					
								Value	Descri	ption								
								0		pt is disa								
								1	Interru	pt is ena	abled.							
8			ТВТОІМ		R/W		0	GPTM	I TimerE	S Time-O	out Interr	upt Mas	k					
								The TBTOIM values are defined as follows:										
							Value Description											
								0	Interru	pt is disa	abled.							
								1	Interru	pt is ena	abled.							
7:4	1		reserved		RO		0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
2	CAEIM	R/W	0	 GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x01C Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	l				1			reser	ved				1		1	•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			CBERIS	CBMRIS	TBTORIS		reser	ved		RTCRIS	CAERIS	CAMRIS	TATORIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption										
31:'	11	I	reserved		RO	(0x00	compa	atibility v	uld not re vith future oss a rea	e produc	cts, the	value of	a reserv	•				
10)		CBERIS		RO		0	GPTM	Captur	eB Even	t Raw Ir	iterrupt							
					This is the CaptureB Event interrupt status prior to masking.														
9		(CBMRIS		RO		0 GPTM CaptureB Match Raw Interrupt												
								This is the CaptureB Match interrupt status prior to masking.											
8		Т	BTORIS		RO		0	GPTM TimerB Time-Out Raw Interrupt This is the TimerB time-out interrupt status prior to masking.											
								This is	the Tin	nerB time	e-out inte	errupt st	atus prio	or to mas	sking.				
7:4	4	I	reserved		RO		0x0	compa	atibility v	uld not re vith future oss a rea	e produc	ets, the v	value of	a reserv					
3			RTCRIS		RO		0	GPTM	RTC R	aw Interr	upt								
								This is	the RT	C Event	interrup	t status	prior to 1	nasking					
2			CAERIS		RO		0	GPTM CaptureA Event Raw Interrupt											
								This is the CaptureA Event interrupt status prior to masking.											
1		(CAMRIS		RO		0			eA Match									
								This is	the Ca	ptureA M	latch int	errupt s	tatus pri	or to ma	sking.				
0		٦	TATORIS		RO		0			Time-O		•							
								This th	ne Timer	rA time-o	ut interr	upt stat	us prior	to maski	ng.				

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x020 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[T	1 1				1	rese	rved	1 I	ľ			r	1 1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			CBEMIS	CBMMIS	TBTOMIS		resei	ved		RTCMIS	CAEMIS	CAMMIS	TATOMIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/Fi	eld		Name		Туре	F	Reset	Descri	ption										
31:'	11	r	reserved		RO		0x00	compa	atibility v	uld not re vith future oss a rea	e produc	ts, the	value of	a reserv	•				
10)	(CBEMIS		RO	This is the CaptureB event interrupt status after masking.													
9		(CBMMIS		RO		0	GPTM CaptureB Match Masked Interrupt This is the CaptureB match interrupt status after masking.											
8		Т	BTOMIS		RO		0	GPTM TimerB Time-Out Masked Interrupt This is the TimerB time-out interrupt status after masking.											
7:4	1	r	reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
3		I	RTCMIS		RO		0	GPTM RTC Masked Interrupt This is the RTC event interrupt status after masking.											
2		(CAEMIS		RO		0	GPTM CaptureA Event Masked Interrupt This is the CaptureA event interrupt status after masking.											
1		(CAMMIS		RO		0	GPTM CaptureA Match Masked Interrupt This is the CaptureA match interrupt status after masking.											
0		Т	TATOMIS		RO		0	GPTM TimerA Time-Out Masked Interrupt This is the TimerA time-out interrupt status after masking.											

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x024 Type W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	l							rese	rved			•		•	•	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[10		reserved	12				TBTOCINT	,		rved	· · ·	RTCCINT	I		TATOCINT		
Туре	RO	RO	RO	RO	RO	W1C	W1C	W1C	RO	RO	RO	RO	W1C	W1C	W1C	W1C		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi	eld		Name		Туре	F	Reset	Descri	ption									
31:	11		reserved		RO	(0x00	Softwa	are shou	ıld not re	ely on th	e value	of a rese	erved bit.	. To prov	vide		
													value of a operation		ed bit sh	ould be		
10)	(CBECINT		W1C		0	GPTN	l Captur	eB Even	nt Interru	pt Clear	-					
								The C	BECINT	values a	are defir	ned as fo	ollows:					
							Value Description											
								0	The in	terrupt is	s unaffeo	cted.						
								1	The in	terrupt is	cleared	1.						
9		(CBMCINT		W1C		0	GPTN	l Captur	eB Matc	h Interru	upt Clea	r					
								The C	BMCINT	values a	are defir	ned as fo	ollows:					
								Value	Descri	ption								
								0	The in	terrupt is	s unaffeo	cted.						
								1	The in	terrupt is	s cleared	J.						
8		Т	BTOCIN	г	W1C		0	GPTM	l TimerE	Time-O	out Interr	upt Clea	ar					
								The TBTOCINT values are defined as follows:										
								Value Description										
								0	The in	terrupt is	s unaffeo	cted.						
								1	The in	terrupt is	s cleared	1.						
7:4	1		reserved		RO		0x0	compa	atibility v	ith futur	e produ	cts, the	of a rese value of operation	a reserv				

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	 GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description The interrupt is unaffected. The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt
0	TATOCINT	W1C	0	This is the CaptureA match interrupt status after masking. GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description 0 The interrupt is unaffected.

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer0 ba Timer1 ba Timer2 ba Timer3 ba Offset 0x0	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 028	003.0000 003.1000 003.2000 003.3000	FF (16-bi	,	and 0xFFF	F.FFFF (32-bit mod	e)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1	1	і і і		1 1	TAII	LRH			Ι	I I		I	
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	і і		1 1	TAI	I I LRL						1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:"	16		TAILRH		R/W	0	<pre><pre>FFFF</pre></pre>	GPTN	1 TimerA	Interval	Load R	egister I	High			
						0x00	oit mode) 00 (16-bit node)	' Mbon contigured for 22 bit mode via the CDTMCEC register the								
									bit mode of GPTM	·	d reads	as 0 an	d does n	ot have	an effec	t on the
15:	:0		TAILRL		R/W	0>	FFFF	GPTM	1 TimerA	Interval	Load R	egister I	_ow			
									oth 16- a A. A read							ter for

GPTM TimerA Interval Load (GPTMTAILR)

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		r	1 1		r r I		r	rese	rved	r	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		8			· ·			тві	LRL	1		•				'	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1							
Bit/F	ield		Name		Туре	F	Reset	Description									
31:	16		reserved		RO	0	x0000	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•		
15	:0		TBILRL		R/W	0:	<pre>kFFFF</pre>	GPTM TimerB Interval Load Register									
								When the GPTM is not configured as a 32-bit timer, a write to this field updates GPTMTBILR . In 32-bit mode, writes are ignored, and reads									

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x030

Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	· ·					TAN	IRH	1				1		
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1				I I	TAN	IRL					I		
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1						
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31:	16		TAMRH		R/W		xFFFF	GPTN	1 TimerA	Match F	Register	High				
						0x00	bit mode) 00 (16-bit node)	GPTM	•	gister, th	is value	is comp	ared to	RTC) mo the uppe		
									bit mode of GPTM			as 0 an	d does r	not have	an effec	t on the
15:	0		TAMRL		R/W	0:	xFFFF	GPTN	1 TimerA	Match F	Register	Low				
								GPTM	•	gister, th	is value	is comp	ared to	RTC) mo the lowe		e
									configui			,		ong with signal.	GPTMT	AILR,
								GPTM numbe	ITAILR,	determir e events	nes how	many ec	lge even	alue alor its are co value ir	ounted. T	

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x034 Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved			•		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		г т 1			TBN	I VIRL	1		1		1	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1								
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0:	×0000	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
15	:0		TBMRL		R/W	0>	(FFFF	GPTM	1 TimerE	8 Match I	Register	Low				
									•	red for P e duty cy		-		0	GPTMT	BILR,

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1 1	· · · · ·	· ·		T	rese	l rved	I	1			1	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	ved			•		1	1	TAF	SR	1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	with futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0	C		TAPSR		R/W		0x00			A Presca						
									egister lo register		value o	n a write.	A read	returns t	the curre	nt value

Refer to Table 10-2 on page 205 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1 1		 		T	rese	rved	1				r	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1		I		TBF	PSR	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:	0		TBPSR		R/W		0x00	GPTM	1 TimerE	8 Presca	le					
									egister lo register		value o	n a write.	Aread	returns t	the curre	nt value

Refer to Table 10-2 on page 205 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		r		1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1			1		TAP	SMR	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	Ū	Ū	Ū	0	Ū	Ū	0	Ū	Ū	Ū	Ū	Ū	Ū	0	Ū	ũ
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	C		TAPSMR		R/W		0x00	GPTN	1 TimerA	Presca	le Match	ו				
										used alou Ising a p	0	GPTMTA	МАТСН	IR to def	ect time	r match

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	т т				1	rese	rved					r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	1 1	rese	r r	10		1				TBP		-	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w	vith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:	0		TBPSMR		R/W		0x00	GPTM	1 TimerB	Presca	le Match	1				
								This v	alue is u	ised aloi	ngside G	FIMTB	MATCH	R to det	tect time	r match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x048

Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		г <u>г</u>		1 I	TA	I RH		1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1		г г Г		I I	TA	I RL I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
					_			_								
Bit/F	ield		Name		Туре	ł	Reset	Descr	iption							
31:	16		TARH		RO		xFFFF		1 TimerA	Registe	r High					
						0x00	bit mode) 00 (16-bit node)	If the		FG is in in a 16-t					ead. If th	ıe
15	:0		TARL		RO	0:	xFFFF	GPTM	1 TimerA	Registe	r Low					
								excep		the curr t Edge C event.						•

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x04C Type RO, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I			· I		1	ТВ	I RL	1 1				1	1	'
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	atibility v	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv		
15	:0		TBRL		RO	0:	<pre>kFFFF</pre>	GPTM	1 Timer	3						
										s the curr ut Edge C						•

the last edge event.

11 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

11.1 Block Diagram





11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

11.4 Register Map

Table 11-1 on page 238 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	240
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	241
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	242
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	243
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	244
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	245
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	246
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	247

Table 11-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	248
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	249
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	250
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	251
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	252
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	253
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	254
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	255
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	256
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	257
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	258
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	259

11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



November 30, 2007

Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchd	log Coi	ntrol (W)												
Base 0x4 Offset 0x0 Type R/W	800		00	-												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	т т 		 				erved				1 1 1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		rese	rved							RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Resei	0	U	0	U	U	0	0	0	0	U	U	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Desci	ription							
31:	:2	I	reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur	e produ	cts, the v	value of a	a reserv		
1			RESEN		R/W		0	Watch	hdog Res	et Enab	le					
								The R	esen va	lues are	defined	l as follo	ws:			
								Value	e Descrip	otion						
								0	Disable	ed.						
								1	Enable	the Wa	tchdog i	nodule i	reset out	put.		
0					R/W		0				-					
0			INTEN		R/VV		0		ndog Inte							
								The I	inten val	lues are	defined	l as follo	WS:			
								Value	e Descrip	otion						
								0		ot event I by a ha			this bit is	set, it o	can only	be
								1		•			enabled,	all write	as are in	nored
								I	menup	or overil	Chablet	. 0100	chabled,		ss are iyi	

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved					1	1	1
Type	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0											0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•				•	reserved						•	•	WDTRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descri	iption							
31	:1		reserved	l	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
C)		WDTRIS	;	RO		0	Watch	idog Ra	w Interru	ipt Statu	IS				
								Gives	the raw	interrup	t state (prior to n	nasking) of WD 1	TINTR.	

November 30, 2007

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1 I		 		1	rese	rved	1				1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	10	· · · ·	1 1	12	i	10	· · ·	reserved	, ,	· · ·		r	5	<u> </u>	· · ·	WDTMIS			
								reserveu	1							WD HVIIS			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/F	Bit/Field Name			Туре	Type Reset			Description											
31	31:1 reserved				RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
C	0		WDTMIS		RO	0 0		Watch	Watchdog Masked Interrupt Status										
								Gives the masked interrupt state (after masking) of the WDTINTR interrupt.											

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.


Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000

71	,																		
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1		1	1 1			1	rese	n od	1	1	1	1	1	1	1		
									Tese										
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1		1	reserved	T		1	STALL		1	1	l res	l	1	1	1		
														1					
Туре	RO		RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field				Name		Туре		Reset	Descr	iption									
					715 -														
31	:9		reserved			RO		0x00	Softwa	are sho	ould not	rely on t	he value	of a res	served bi	it. To pro	vide		
									compatibility with future products, the value of a reserved bit should be										
									prese	rved ad	cross a r	ead-mo	dify-write	operat	ion.				
8	3			STALL		R/W		0	Watch	idog St	tall Enab	ole							
									W/hon	a a t t a	1 if the	Ctallaria	® microc	ontrollo	r io otopu	and with			
												0	•	•		ie micro	controller		
									is rest	aneo,	the watc	inuog tin	ner resur	nes cou	mung.				
7:	0 reserved			4	RO		0x00	Softw	ara chr	uld not	rely on t	he value	of a reg	earvad hi	it To pro	wido			
1.	0				4	i i i i i i i i i i i i i i i i i i i										•	hould be		
									•			•	-						
									preserved across a read-modify-write operation.										

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		'					1	rese	erved					•	•	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved																	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	Bit/Field		Name		Туре		Reset	Descr	Description									
31:	31:8		reserved			RO 0x00		Software should not rely on the value of a reserved bit. To provide										
								•	compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.									
7:0 PID4				RO 0x0		0x00	WDT Peripheral ID Register[7:0]											

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xED4

Offset 0xFD4 Type RO, reset 0x0000.0000




Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000



Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		T			r r I		I	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	0	0	0	U	U	0	U	U	U	0	0	0	U	U	U	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1		rese	rved		l	1	PID7									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	Bit/Field		Name			Type Reset			Description									
31:8		reserved			RO		0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:	7:0		PID7		RO	0x00		WDT Peripheral ID Register[31:24]										

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1			r r		1	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	erved		1	'	PIDO									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
Bit/F	Bit/Field		Name			Type Reset			Description									
31:8			reserved			0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7:0			PID0		RO	RO 0x05		Watchdog Peripheral ID Register[7:0]										

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved		1	•				PI	D1	1		'
Туре	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO	RO
Reset	0	0	0	0	U	0	0	0	0	0	0	I	I	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	t/Field Name 31:8 reserved				RO		0x00	compa	atibility w	ith futur/	e produ	e value o cts, the v ify-write o	alue of	a reserv		
7:0	0		PID1		RO		0x18	Watch	ndog Per	ipheral I	D Regis	ster[15:8]	l			

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1					rese	rved			1			•	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•	•				PI	D2		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	Reset 0 0 0 0 Bit/Field Name			Туре		Reset	Descr	iption								
31:	Bit/Field Name 31:8 reserved				RO		0x00	compa	atibility w	ith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0	D		PID2		RO		0x18	Watch	ndog Per	ipheral I	D Regis	ster[23:1	6]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	. 1			rese	erved	I	1	1		1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'		rese	erved		1	1		1	I	PI	D3	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Report	Ū	0	Ũ	0	Ŭ	0	Ŭ	Ū	Ũ	Ū	0	Ū	0	Ũ	Ũ	·
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	Bit/Field Name 31:8 reserved			I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0	0		PID3		RO		0x01	Watch	ndog Per	ripheral	ID Regis	ster[31:2	4]			

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1		1 1		CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	Bit/Field Name 31:8 reserved			RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•		
7:	0		CID0		RO		0x0D	Watch	ndog Prii	meCell II	D Regis	ter[7:0]				

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		î	Ì				CI	D1	Î	î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	t/Field Name 31:8 reserved				RO		0x00	compa	are shou atibility v rved acr	vith futur	e produo	cts, the v	alue of	a reserv		
7:0	0		CID1		RO		0xF0	Watch	ndog Prir	neCell II	D Regist	ter[15:8]				

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCelIID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved				1	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	•				CI	D2	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	Bit/Field Name 31:8 reserved				RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	value of	a reserv	•	
7:0	0		CID2		RO		0x05	Watch	ndog Prir	neCell II	D Regist	ter[23:16	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		, , , , , , , , , , , , , , , , , , ,			rese	erved			ı	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1				CI	I D3 I	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Fi	eset 0 0 0 0			Туре		Reset	Descr	iption								
31:	Bit/Field Name 31:8 reserved				RO		0x00	compa	atibility w	ith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0)		CID3		RO		0xB1	Watch	ndog Prir	neCell II	D Regis	ter[31:24	4]			

12 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S2620 controller is equipped with one UART module.

The UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.5625 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial InfraRed (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

12.1 Block Diagram




Figure 12-1. UART Module Block Diagram

12.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 279). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.


12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 262 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 275) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 276). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 277), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 272) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 261).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 270). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register.

Figure 12-3 on page 264 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 268). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 277).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 272) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 281). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 286).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 283) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 285).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 287).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 279). In loopback mode, data transmitted on UnTx is received on the UnRx input.

12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

12.3 Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UART0 bit in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 262, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 275) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 276) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 on page 266 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 279) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	268
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	270
0x018	UARTFR	RO	0x0000.0090	UART Flag	272
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	274
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	275
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	276

Offset	Name	Туре	Reset	Description	See page
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	277
0x030	UARTCTL	R/W	0x0000.0300	UART Control	279
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	281
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	283
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	285
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	286
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	287
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	289
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	290
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	291
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	292
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	293
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	294
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	295
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	296
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	297
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	298
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	299
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	300

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000

Offset 0x000 Type R/W, reset 0x0000.0000

Type R/M	/, reset (0x0000.00	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					'	rese	rved	•	•			•	'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved		OE	BE	PE	FE		1	1	D/	ATA	I	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	12		reserved		RO		0	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the	value of	a reserv	•	
11	1		OE		RO		0	UART	Overru	n Error						
								The O	E value:	s are def	ined as	follows:				
								Value	e Descr	ption						
								0	There	has bee	n no dai	ta loss d	ue to a F	FIFO ove	errun.	
								1	New d data lo	ata was oss.	receive	d when t	he FIFO	was full	l, resultir	ng in
1(0		BE		RO		0	UART	Break	Error						
								the re	ceive da	to 1 whe ata input time (def	was hel	d Low fo	or longer	than a f	ull-word	g that
								the FI FIFO.	FO. Wh The ne	e, this err en a brea xt charac narking s	ak occur cter is or	rs, only c nly enab	one 0 cha led after	aracter is the rece	s loaded eived da	into the ta input
9	1		PE		RO		0	UART	Parity I	Error						
										to 1 whe parity de						
								In FIF the FI		, this err	or is as	sociated	with the	charact	er at the	top of

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

November 30, 2007

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR) UART0 base: 0x4000.C000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved	1					1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	-	-	-						-		-			-	-	-
[15	14	13	12	11	10	9	8	7	6	5	4	3 OE	2 BE	1 PE	0 FE
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	4	I	reserved		RO		0	Softwa	are shou	uld not re	ely on th	e value o	of a rese	rved bit.	. To prov	vide
								•		vith futur	•				ed bit sh	ould be
	preserved across a read-modify-write operation.															
3			OE		RO		0	UART	Overru	n Error						
										is set to ared to 0					is alrea	dy full.
										tents rer						
										ll, only th at now re						ritten.
2			BE		RO		0		Break I	Error						
2			DL		κυ		0									
								the re-	ceived c	to 1 whe lata inpu ime (def	t was he	eld Low f	for longe	r than a	full-wor	d
								This b	it is clea	ared to 0	by a wr	ite to UA	RTECR	-		
								the FII FIFO.	FO. Whe The ne	, this err en a brea xt charac narking s	ak occur cter is or	s, only o nly enabl	ne 0 cha led after	aracter is the rece	s loaded eive data	into the input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			г т 1		ſ	rese	rved		1		1	1	1	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1			1	DA	I ATA	1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		WO			compa	atibility v	vith futur		cts, the v	alue of		•	vide nould be
7:	0		DATA		WO		0	Error	Clear							
								A write	e to this	register	of any d	ata clea	rs the fra	aming, p	arity, bre	eak, and

overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART F UART0 ba Offset 0x0 Type RO,	ase: 0x40 018	000.C000																
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
									rved I				1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	rved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0		
Bit/F	ield		Name		Туре	I	Reset	Descr	iption									
31:	:8	r	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	. To provi ved bit sho			
7			TXFE		RO		1	UART	Transm	it FIFO I	Empty							
									neaning LCRH r		t depen	ds on th	e state o	f the FE	IN bit in th	e		
								If the FIFO is disabled (FEN is 0), this bit is set when the transmit holding register is empty.										
									If the FIFO is enabled (FEN is 1), this bit is set when the trais empty.							it FIFO		
6	i		RXFF		RO		0	UART	Receiv	e FIFO F	ull							
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.										
								If the is full.		disabled	, this bit	is set w	hen the i	receive	holding re	egister		
								If the	FIFO is	enabled,	this bit	is set wl	nen the r	eceive	FIFO is fu	ıll.		
5			TXFF		RO		0	UART	Transm	it FIFO I	Full							
-							-		neaning LCRH r		t depen	ds on th	e state o	f the FE	n bit in th	e		
										0	, this bit	is set w	hen the t	ransmi	t holding r	egister		
								If the	FIFO is	enabled,	this bit	is set wl	nen the t	ransmit	FIFO is f	ull.		
4			RXFE		RO		1	UART	Receiv	e FIFO E	motv							
								The m		of this bi		ds on th	e state o	f the FE	n bit in th	e		
									FIFO is	-	, this bit	is set w	hen the i	receive	holding re	egister		
										enabled,	this bit	is set wl	nen the r	eceive	FIFO is e	mpty.		

Bit/Field	Name	Туре	Reset	Description
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The UARTILPR register is an 8-bit read/write register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The IrLPBaud16 internal signal is generated by dividing down the UARTCLK signal according to the low-power divisor value written to UARTILPR. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where $F_{IrLPBaud16}$ is nominally 1.8432 MHz.

IrLPBaud16 is an internal signal used for SIR pulse generation when low-power mode is used. You must choose the divisor so that $1.42 \text{ MHz} < F_{IrlPBaud16} < 2.12 \text{ MHz}$, which results in a low-power pulse duration of 1.41–2.11 µs (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 µs are accepted as valid pulses.

Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being Note: generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 b Offset 0x Type R/W	ase: 0x4 020	000.C000	U			-)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	I erved	r			1 1	r	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1	•		1		ILPC	VSR	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	r	reserved		RO		0	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the v	value of	a reserv	•	vide nould be
7:	0	I	LPDVSR	2	R/W		0x00	IrDA L	_ow-Pov	ver Divis	or					
								This is	s an 8-bi	t low-po	wer divis	sor value	e.			

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 262 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

Offset 0x024 Type R/W, reset 0x0000.0000

Type RO																	
Type RO R		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 <th></th> <th></th> <th>1</th> <th>1</th> <th>1</th> <th>· · ·</th> <th></th> <th>1</th> <th>rese</th> <th>rved</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th></th>			1	1	1	· · ·		1	rese	rved	1	1	1	1	1	1	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 Type R/W	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type R/W	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type R/W		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 <td></td> <td></td> <td>1</td> <td>1</td> <td>1</td> <td></td> <td></td> <td>1</td> <td>DIV</td> <td>I /INT</td> <td>1</td> <td>1</td> <td>1</td> <td>1 1</td> <td>1</td> <td>1</td> <td>1</td>			1	1	1			1	DIV	I /INT	1	1	1	1 1	1	1	1
31:16 reserved RO 0 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.																R/W 0	R/W 0
compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.	Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
15:0 DIVINT R/W 0x0000 Integer Baud-Rate Divisor	31:	:16		reserved	ł	RO		0	compa	atibility v	vith futur	e produ	cts, the v	value of	a reserv	•	
	15	:0		DIVINT		R/W	0	x0000	Intege	er Baud-	Rate Div	/isor					

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 262 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD) UART0 base: 0x4000.C000

Offset 0x028

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		reser	ved	1	1	1			I	DIVF	RAC	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:6	I	reserved		RO	RO 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
5:	0	0	DIVFRAC)	R/W	(000x0	Fracti	onal Bau	ud-Rate	Divisor					

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
					· ·		1	rese	erved		•	•			•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0	
			1 1		rved		1	1	SPS		EN	FEN	STP2	EPS	PEN	BRK	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31	8		reserved		RO		0	comp	atibility v	vith futur	e produ	cts, the	of a rese value of operation	a reserv	•		
7			SPS		R/W		0	UART	Stick P	arity Sel	ect						
								and c		as a 0. V	Vhen bit	s 1 and	re set, th 7 are set s a 1.				
					When this bit is cleared, stick parity is disabled								I.				
6:	5		WLEN		R/W 0 UART Word Length												
								The bits indicate the number of data bits transmitted or received in a frame as follows:									
								Value	e Descri	ption							
								0x3	8 bits								
								0x2	7 bits								
								0x1	6 bits								
								0x0	5 bits (default)							
4			FEN		R/W		0	UART	Enable	FIFOs							
								lf this mode		to 1, trar	nsmit an	d receive	e FIFO b	uffers ar	e enable	d (FIFO	
									n cleared to 0, FIFOs are disabled (Character mode). The FIFOs me 1-byte-deep holding registers.								
3			STP2		R/W		0	UART	Two St	op Bits S	Select						
								If this bit is set to 1, two stop bits are transmitted at the end of a f The receive logic does not check for two stop bits being received									

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be

cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

UART0 base: 0x4000.C000 Offset 0x030 Type R/W, reset 0x0000.0300 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RXE TXE LBE SIRLP SIREN UARTEN reserved reserved R/W R/W R/W R/W RO R/W R/W Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 **Bit/Field** Name Type Reset Description 31:10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RXE 9 R/W **UART Receive Enable** 1 If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. Note: To enable reception, the UARTEN bit must also be set. 8 TXE R/W 1 **UART Transmit Enable** If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping. To enable transmission, the UARTEN bit must also be set. Note: 7 LBE R/W 0 **UART Loop Back Enable** If this bit is set to 1, the UnTX path is fed through the UnRX path. 6:3 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

UART Control (UARTCTL)

Bit/Field	Name	Туре	Reset	Description
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 274 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

November 30, 2007

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

offset 0x0 ype R/W		0x0000.0	012														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		· · ·			rese	rved			1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	I	•	reser	ved				•		RXIFLSEL	• -		TXIFLSEL	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0	
Bit/Fi	ield		Name		Туре		Reset	Descri	iption								
31:	6		reserved	ł			0x00	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
5:3	3		RXIFLSE	L	R/W		0x2	UART	Receiv	e Interru	pt FIFO	Level S	elect				
								The tri	igger po	oints for t	he rece	ive interi	rupt are a	as follow	vs:		
								Valu	e Des	cription							
								0x0	RX	FIFO ≥ 1	/8 full						
								0x1	RX	FIFO ≥ ½	∕₄ full						
								0x2	RX	FIFO ≥ ½	∕₂ full (de	efault)					
								0x3	8 RX	FIFO ≥ ¾	∕₄ full						
								0x4	RX	FIFO ≥ 7	7/8 full						
								0x5-0	x7 Res	erved							

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 Offset 0x038

Type R/W, reset 0x0000.0000

11.1	,																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
								reserved											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Resei																			
	15	14	13	12	11	10	9	8 PEIM	7	6	5	4	3	2	1	0			
			reserved		1				FEIM	RTIM	TXIM	RXIM		rese					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0			
Bit/F	Bit/Field		Name		Туре	F	Reset	Descr	Description										
31:	11		reserved		RO		0x00	Softw	ara chai	uld not re	alv on th	e value o	of a rose	arved hit	To prov	ido			
01.					NO	,	5,000					cts, the v							
								prese	rved acr	oss a rea	ad-modi	fy-write o	operatio	n.					
10)		OEIM		R/W		0	UART	UART Overrun Error Interrupt Mask										
								On a read, the current mask for the OEIM interrupt is returned.											
								Settin	Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller.										
9	9		BEIM R/W				0	UART Break Error Interrupt Mask											
								On a ı	On a read, the current mask for the BEIM interrupt is returned.										
								Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller.											
8			PEIM		R/W		0	UART Parity Error Interrupt Mask											
								On a read, the current mask for the PEIM interrupt is returned.											
								Settin	g this bit	to 1 pror	notes the	e PEIM ir	nterrupt	to the int	errupt co	ontroller.			
7			FEIM		R/W		0												
'			FEIM				0		UART Framing Error Interrupt Mask On a read, the current mask for the FEIM interrupt is returned.										
								Setting	g this bit	to 1 pror	notes the	e FEIM İr	iterrupt	to the inte	errupt co	ontroller.			
6			RTIM				0	UART	Receive	e Time-C	Out Inter	rupt Mas	sk						
									On a read, the current mask for the RTIM interrupt is returned.										
	S					Setting	Setting this bit to 1 promotes the ${\tt RTIM}$ interrupt to the interrupt controller.												
5			TXIM		R/W		0		Transm	iit Interru	ipt Mask	(
												or the TX	IM inter	rupt is re	eturned.				
												e TXIM ir				ontroller			
								Coun	9 113 01	10 1 0101		• 171111	nonupt		Shaptot				

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The UARTRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 Offset 0x03C Type RO, reset 0x0000.000F

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
							•	rese	rved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1			
Bit/Fi	ield		Name	Name Type Reset				Descr	Description										
31:	11	I	reserved	rved RO 0x00				compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
10	0 OERIS RO					0	UART Overrun Error Raw Interrupt Status												
								Gives	Gives the raw interrupt state (prior to masking) of this interrupt.										
9			BERIS		RO		0		UART Break Error Raw Interrupt Status										
								Gives	Gives the raw interrupt state (prior to masking) of this interrupt.										
8			PERIS		RO		0	UART	UART Parity Error Raw Interrupt Status										
								Gives the raw interrupt state (prior to masking) of this interrupt.											
7			FERIS		RO		0	UART	UART Framing Error Raw Interrupt Status										
								Gives the raw interrupt state (prior to masking) of this interrupt.											
6			RTRIS		RO		0	UART	Receiv	e Time-C	Dut Raw	Interrup	t Status						
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.				
5			TXRIS		RO		0	UART	Transm	it Raw I	nterrupt	Status							
								Gives	Gives the raw interrupt state (prior to masking) of this interrupt.										
4			RXRIS		RO		0	UART	Receiv	e Raw Ir	nterrupt	Status							
								Gives the raw interrupt state (prior to masking) of this interrupt.											
3:0)	I	reserved		RO		0xF	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv					

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000

, ,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ							1	rese	rved	1	1		1		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[10	14	reserved	12	1	OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	1		rved				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Fi	eld	Name Type Reset				Descr	Description												
31:1	11	I	reserved		RO	1	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
10)		OEMIS		RO		0	UART Overrun Error Masked Interrupt Status											
								Gives the masked interrupt state of this interrupt.											
9		BEMIS RO			0 UART Break Error Masked Interrupt Status														
								Gives the masked interrupt state of this interrupt.											
8			PEMIS		RO		0	UART Parity Error Masked Interrupt Status											
								Gives the masked interrupt state of this interrupt.											
7			FEMIS		RO		0	UART Framing Error Masked Interrupt Status											
								Gives the masked interrupt state of this interrupt.											
6			RTMIS		RO		0	UART	Receiv	e Time-(Dut Masl	ked Inter	rupt Stat	tus					
Ū							Ū	UART Receive Time-Out Masked Interrupt Status Gives the masked interrupt state of this interrupt.											
5			TXMIS		RO		0	UART Transmit Masked Interrupt Status											
5			TXIIIO		RO		0	Gives the masked interrupt state of this interrupt.											
			DVMIC		DO		0												
4			RXMIS		RO		0					upt Statu		ot					
												ate of this			_				
3:0)	I	reserved RO 0				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

		x0000.0				0.5	<u> </u>	<u>.</u>	07	07	a :				<i>.</i> –			
	31	30	29	28	27	26	25	24 rese	23	22	21	20	19 I	18	17	16		
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RC		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC			erved			
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RC 0		
Bit/Field		Name			Туре	F	Reset	Description										
31:11			reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit show preserved across a read-modify-write operation.										
10 OEI0			OEIC		W1C		0 Overrun Error Interrupt Clear											
				The OEIC values are defined as follows:														
								Value	Descri	ption								
								0	No effe	ect on th	e interru	ıpt.						
								1	Clears	interrup	ŀt.							
9			BEIC		W1C 0 Break Error Interrupt Clear													
					The BEIC values are defined as follows:													
								Value Description										
								0 No effect on the interrupt.										
								1 Clears interrupt.										
8			PEIC		W1C		0	Parity Error Interrupt Clear										
								The PEIC values are defined as follows:										
								Value Description										
								0 No effect on the interrupt.										
								1	Clears	interrup	ıt.							
7			FEIC		W1C		0	Framing Error Interrupt Clear										
								The F	EIC valu	ues are o	defined a	as follow	/s:					
								Value	Descri	ption								
								0	No effe	ect on th	e interru	ıpt.						
								1		interrup								

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		I	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PI	I D4 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID4		RO	0	x0000	UART	Periphe	eral ID R	egister[7	7:0]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1		· ·		1	rese	rved					i	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1				PI	D5	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility w	vith futur	e produ	ne value o licts, the v lify-write o	alue of	a reserv	•	
7:	0		PID5		RO	0	x0000	UART	Periphe	eral ID R	egister	[15:8]				
								Can b	e used b	by softwa	are to ic	lentify the	e preser	nce of th	nis periph	neral.

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· ·		I	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PII	D6	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID6		RO	0	x0000	UART	Periphe	eral ID R	egister[2	23:16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									0						Ū	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•	•				PI	D7	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID7		RO	0	x0000	UART	Periphe	eral ID R	egister[3	31:24]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r I		1	rese	rved	1 1				r	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	-		1 1		PI	D0	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserve	d	RO		0x00	compa	atibility v	vith futur	e produ	ne value o ucts, the v lify-write o	alue of	a reserv		
7:	0		PID0		RO		0x11	UART	Periphe	eral ID R	egister	[7:0]				
								Can b	e used	by softwa	are to io	dentify the	e preser	ice of th	is peripł	neral.

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1				PI	D1	I	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:	0		PID1		RO		0x00	UART	Periphe	eral ID R	egister[²	15:8]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	і і І		1	rese	rved	1 1				r	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved		1	-		1		PI	D2	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserve	d	RO		0x00	compa	atibility v	vith futur	e produ	ne value o icts, the v ify-write o	alue of	a reserv		
7:	0		PID2		RO		0x18	UART	Periph	eral ID R	egister	23:16]				
								Can b	e used	by softwa	are to ic	lentify the	e preser	ice of th	is peripł	neral.

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1		г <u>г</u>		1	rese	rved					i	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1				PI	D3	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value o licts, the v lify-write o	alue of	a reserv	•	
7:	0		PID3		RO		0x01	UART	Periphe	eral ID R	egister	[31:24]				
								Can b	e used b	by softwa	are to ic	lentify the	e preser	ice of th	nis periph	neral.

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1				I	rese	erved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1	1		1		CI	D0	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv		
7:	0		CID0		RO		0x0D	UART	PrimeC	ell ID Re	egister[7	':0]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset												0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1				CII	D1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	UART	PrimeC	ell ID Re	egister[1	5:8]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	г т		, , ,		1	rese	rved					1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1	•				CI	D2	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produo	cts, the v	alue of	a reserv	•	
7:	0		CID2		RO		0x05	UART	PrimeC	ell ID Re	egister[2	3:16]				
								Provid	des softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1 1	rese	rved		ı	I				CII	D3	ĩ	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	8	ļ	reserved		RO		0x00	compa	are shou atibility w	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		CID3		RO		0xB1		[·] PrimeC les softw		• •	•	ripheral	identific	ation sy	stem.

13 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 25-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 320). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (SSICR0) register (see page 313).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 501 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 317), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 321). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 323 and page 324, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 304 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 304 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 305 and Figure 13-5 on page 305.





Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIClk period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 306, which covers both single and continuous transfers.




Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 307 and Figure 13-8 on page 307.




Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0





Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 308, which covers both single and continuous transfers.

SSICIk							
SSIFss					,		ſ
SSIRx—	(Q) <u>MSB</u> (X	X	4 to 16 bits		χ	<u>(LSB</u>)(Q)-
SSITx	MSB (X	X	X		χ	LSB)

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 309 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 310 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 310 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

13.4 Register Map

Table 13-1 on page 311 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	313

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	315
0x008	SSIDR	R/W	0x0000.0000	SSI Data	317
0x00C	SSISR	RO	0x0000.0003	SSI Status	318
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	320
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	321
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	323
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	324
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	325
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	326
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	327
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	328
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	329
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	330
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	331
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	332
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	333
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	334
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	335
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	336
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	337

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

e R/W	e: 0x400 000 /, reset 0		000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			г т		1	rese	rved		1	1		1	1	1
і Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RC
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-		SC	CR			-	SPH	SPO	FI	RF		D	SS	-
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/V 0
Bit/F	iold		Nomo		Turne	r	Zanat	Decor	intion							
ЫИГ	leiu		Name		Туре	r	Reset	Descr	iption							
31:	16		reserved		RO		 0x00 Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation. 0x0000 SSI Serial Clock Rate 									
15:	:8		SCR		R/W	0	x0000	SSI S	erial Clo	ck Rate						
Th										α is used bit rate is	-	erate the	transmi	t and re	ceive bit	rate
								BR=F;	SSIClk	/(CPSD	VSR *	(1 + S	CR))			
													1 2-254 p from 0-2	0	med in t	he
7			SPH		R/W		0	SSI S	erial Clo	ck Phas	e					
								This b	it is only	applica	ble to th	e Frees	cale SPI	Format	-	
							The SPH control bit selects the clock edge that captures da it to change state. It has the most impact on the first bit tra either allowing or not allowing a clock transition before the capture edge.								t transm	itted
										-		•			tedge tra transitio	
			SPO		R/W		0	SSI S	erial Clo	ck Polar	rity					
6								This h	it in only	annling	ble to th	- Eroos	nala SDI	Format		
6								1115 6	it is only	applica		1011005		ronnat	•	

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Co SSI0 base Offset 0x0 Type R/W	e: 0x4000 004	0.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			·····		erved	1					SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	31:4 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. 3 SOD R/W 0 SSI Slave Mode Output Disable															
3	3 SOD R/W 0 SSI Slave Mode Output Disable															
3 SOD R/W 0 SSI Slave Mode Output Disable This bit is relevant only in the Slave mode (systems, it is possible for the SSI master to slaves in the system while ensuring that only the serial output line. In such systems, the TX could be tied together. To operate in such a configured so that the SSI slave does not d The SOD values are defined as follows: Value Description 0 SSI can drive SSITx output in Slave 1 SSI must not drive the SSITx output										ter to bro at only or he TXD I uch a sys not drive s: Slave O	padcast and slave ines from stem, the sthe SS	a messa drives da n multiple e SOD bi ITx pin.	ge to all ata onto e slaves t can be			
2	!		MS		R/W		0	SSI M	aster/SI	ave Sele	ect					
							This bit selects Master or Slave mode and can be modified only SSI is disabled (SSE=0).									y when
								The M	s values	are def	ined as	follows:				
								Value	Descri	ption						
								0	Device	e configu	ired as a	a master				
								1	Device	e configu	ired as a	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•	· ·		•	DA	TA				, ,	•	•	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0:	×0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
15	:0		DATA		R/W	0:	x0000	SSI R	eceive/T	ransmit	Data					
								A read operation reads the receive FIFO. A write operation wr								tes the

transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

SSI Status (SSISR)

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ		1	1					rese	rved	1		1		1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ſ		r	1		1 1	reserved	r	1	1	1	r	BSY	RFF	RNE	TNF	TF		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	Ri 1		
Bit/Fi	ield		Name		Туре	5	Reset	Descr	intion									
			Name															
31:	5		reserved		RO	(00x0	compa	atibility v		e produ	cts, the	value of	erved bit a reserv n.				
4			BSY		RO		0	SSI B	usy Bit									
The BSY										The BSY values are defined as follows:								
								Value	e Descri	ption								
								0	SSI is									
								1		currently nit FIFO			d/or rec	eiving a	frame, o	r the		
3			RFF		RO		0	SSI R	eceive F	FIFO Ful	I							
								The R	FF value	es are de	efined a	s follows	:					
								Value	e Descri	ption								
								0	Receiv	/e FIFO	is not fu	11.						
								1	Receiv	/e FIFO	is full.							
2			RNE		RO		0	SSI R	eceive F	FIFO Not	t Empty							
								The R	NE value	es are de	efined a	s follows	:					
								Value	e Descri	ption								
								0	Receiv	/e FIFO	is empty	/.						
								1	Receiv	/e FIFO	is not er	npty.						
1			TNF		RO		1	SSI T	ransmit	FIFO No	t Full							
								The T	NF value	es are de	efined a	s follows	:					
								Value	e Descri	ption								
								0		nit FIFO	is full.							
								1	Tropor	nit FIFO	in not fu							

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR) SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	rese	rved		T	1		1		CPSE	DVSR	T	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8	reserved RO 0x00				0x00	comp	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•		
7:0	0	C	CPSDVSI	۲	R/W		0x00			escale Di Ist be an		umber fro	om 2 to	254, de	pending	on the

This value must be an even number from 2 to 254, depending on the frequency of SSIClk. The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM) SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		•					1	rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset							9							2				
[15	14	13	12	11	10	9 I erved	8	7	6	5	4	3 TXIM	RXIM	1 RTIM	0 RORIM		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption									
31:	4	1	reserved		RO		0x00	Softwa	are shou	ıld not re	ely on the	e value	of a rese	erved bit.	To prov	ride		
									atibility w						ed bit sh	ould be		
								prese		055 a 166	au-moui	ly-write	operatio	11.				
3			TXIM		R/W		0	SSI Transmit FIFO Interrupt Mask										
								The TXIM values are defined as follows:										
								Value	Descri	ption								
								0		O half-fu	ull or les	s condit	ion inter	rupt is m	asked.			
								1	TX FIF	O half-fu	ull or les	s condit	ion inter	rupt is no	ot maske	ed.		
2			RXIM		R/W		0	SSI R	eceive F	IFO Inte	errupt Ma	ask						
								The R	хім valı	ues are o	defined a	as follow	/s:					
								Value	e Descri	ntion								
								0		O half-f	ull or mo	ore cond	ition inte	errupt is	masked			
								1		O half-f								
1			RTIM		R/W		0	SSI R	eceive T	ïme-Out	Interrup	ot Mask						
								The R	тім valı	ues are o	defined a	as follow	/s:					
								Volue	Deseri	ntion								
								value 0	Descri	Ption O time-	out inter	runt is n	naskod					
								1		O time-				ed				
								I	10/11	o une-		i aprilo II	ot mask					

Bit/Field	Name	Туре	Reset	Description						
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:						
				Value Description 0 RX FIFO overrun interrupt is masked.						

1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 base: 0x4000.8000 Offset 0x018 Type RO, reset 0x0000.0008																			
	31	30	2	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1		1				rese	reserved							•		
Type Reset	RO 0	RO 0		2O 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Resei	U	0		0				0	0	U	U	0	U	U	U	U	U		
	15	14		3	12	11	10	9	8	7	6	5	4	3	2	1	0		
							re	served						TXRIS	RXRIS	RTRIS	RORRIS		
Туре	RO	RO		20	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0		0	0	0	0	0	0	0	0	0	0	1	0	0	0		
Bit/Field			Name			Туре		Reset	Description										
31:4			reserved			RO		0x00	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.						•				
3			TXRIS			RO	1 SSI Transmit FIFO Raw Interrupt Status												
									Indicates that the transmit FIFO is half full or less, when set.										
2			RXRIS			RO	RO 0			SSI Receive FIFO Raw Interrupt Status									
										Indicates that the receive FIFO is half full or more, when set.									
1			RTRIS		RO	RO 0		SSI R	SSI Receive Time-Out Raw Interrupt Status										
							Indica	Indicates that the receive time-out has occurred, when set.											
0			RORRIS		5	RO		0	SSI R	SSI Receive Overrun Raw Interrupt Status									
							Indica	ites that	the rece	ive FIFC) has ov	erflowed	l, when a	set.					

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt St	atus (SSIMIS)
-------------------------	---------------

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

• •																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	reserved																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1	I I	r	і і	rese	erved	· · ·		r			TXMIS	RXMIS	RTMIS	RORMIS			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/F	it/Field Name			Туре	F	Reset	Descri	Description											
31	31:4 reserved		l	RO		0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
3	3 TXMIS		RO		0	SSI Tr	SSI Transmit FIFO Masked Interrupt Status												
0	5 171012		RO		0		·												
								Indicat	Indicates that the transmit FIFO is half full or less, when set.										
2	2 RXMIS		RO	0		SSI Re	SSI Receive FIFO Masked Interrupt Status												
								Indicates that the receive FIFO is half full or more, when set.											
1		RTMIS		RO	0		SSI Re	SSI Receive Time-Out Masked Interrupt Status											
						Indicat	Indicates that the receive time-out has occurred, when set.												
0		RORMIS RO 0				0	SSI Re	SSI Receive Overrun Masked Interrupt Status											
								Indicat	toe that	the reco	ivo EIEC) hae ou	orflowoo	l when	oot				
								Indicates that the receive FIFO has overflowed, when set.											

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Inte			SIICR)													
SSI0 base Offset 0x0 Type W10	020		000													
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]		1			r r		1	rese	rved			1	1		1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•				rese	erved				•		l	RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Bit/F	t/Field Name Type Reset Description 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide															
31:	31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit.															
1			RTIC		W1C		0	SSI R	eceive T	ime-Out	Interru	ot Clear				
								The R	TIC valu	ues are o	defined	as follow	/S:			
								Value	Descri	ption						
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					
0			RORIC		W1C		0	SSI R	eceive C	Overrun	nterrup	t Clear				
								The R	ORIC VA	lues are	defined	l as follo	WS:			
								Value	Descri	ption						
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·		•	rese	rved					1	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	1 1		rved	10	1	1		, <u> </u>	1	Pl		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv	•	
7:	0		PID4		RO		0x00	SSI P	eriphera	I ID Reg	ister[7:0]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			rved		ı	· · · ·				PI		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			News		T		- +	Deere								
Bit/F	leid		Name		Туре	ł	Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acre	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID5		RO		0x00	SSI P	eriphera	I ID Reg	ister[15:	8]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·			rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[•	1 1		rved	10	1	1			, <u> </u>	PI		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility w	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	
7:0	0		PID6		RO		0x00	SSI P	eriphera	I ID Reg	ister[23:	16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		1	rese	rved					1	1	1
Type	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO
Reset	0	0	0				0	0	0	0	0	0	U	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved		•	•				PII	D7	1	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
31	:8		reserved		RO	O 0x00 Software should not rely on the value of a reserved be compatibility with future products, the value of a reserved across a read-modify-write operation.									•	
7:	0		PID7		RO		0x00	SSI P	eriphera	I ID Reg	ister[31:	24]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of th	is periph	ieral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·		•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	1	10		rved	10	1		, 	0	, <u> </u>	PII		-	r	
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	L RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0	0	0	0	RU 1	0	0	0	RU 1	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0	compa	are shou atibility w rved acro	ith futur/	e produc	cts, the v	alue of	a reserv		
7:	0		PID0		RO		0x22	SSI P	eriphera	I ID Reg	ister[7:0]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of thi	s periph	eral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · · ·		rved	10	1					PI		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
					51											
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID1		RO		0x00	SSI P	eriphera	I ID Reg	ister [15	:8]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	1	1 1		rved	10	1	1		, <u> </u>	, <u> </u>		D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility w	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	
7:0	0		PID2		RO		0x18	SSI P	eriphera	I ID Reg	ister [23	:16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved	l			1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r		rese	rved		T	1		r		PI	D3	r	ı –	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8	l	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:	D		PID3		RO		0x01		eriphera e used b	0	•	-	e preser	ice of thi	is periph	eral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ïeld		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	SSI P	rimeCell	ID Regi	ster [7:0]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				I	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nesei															Ū	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•				CI	D1	•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produo	cts, the v	alue of	a reserv		
7:	0		CID1		RO		0xF0	SSI P	rimeCell	ID Regi	ster [15:	8]				
								Provid	les softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			г т				1	rese	erved					1	I	1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	•				CII	52	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		CID2		RO		0x05	SSI P	rimeCell	ID Regi	ster [23	:16]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1		, , ,		1	rese	reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Nesei									-						0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved		•		CID3								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	
Bit/F	ield		Name		Type Reset				iption								
31				eserved RO			0x00	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.						•			
7:	0		CID3		RO		0xB1	SSI P	rimeCell	ID Regi	ster [31:	24]					
								Provid	des softw	/are a st	andard o	cross-pe	ripheral	identific	ation sy	stem.	

14 Inter-Integrated Circuit (I²C) Interface

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S2620 microcontroller includes one I^2C module, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

Devices on the I²C bus can be designated as either a master or a slave. The Stellaris[®] I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I²C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts; the I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the I^2C slave generates interrupts when data has been sent or requested by a master.

14.1 Block Diagram





Figure 14-1. I²C Block Diagram

14.2 Functional Description

The I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 14-2 on page 339.

See "I²C" on page 499 for I²C timing diagrams.

Figure 14-2. I²C Bus Configuration



14.2.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 339) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

14.2.1.1 START and STOP Conditions


The protocol of the I^2C bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 339.



Figure 14-3. START and STOP Conditions


14.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 14-4 on page 340. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 340). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

Figure 14-5. R/S Bit in First Byte




14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 14-6 on page 340).

Figure 14-6. Data Validity During Bit Transfer on the I²C Bus

Figure 14-4. Complete Data Transfer with a 7-Bit Address



14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 340.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

14.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

CLK_PRD is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 358).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 341 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps

Table 14-1. Examples of I²C Master Timer Period versus Speed Mode

14.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I²C master and I²C modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

14.2.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I²C master interrupt, software must write a '1' to the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I²C Master Raw Interrupt Status (I2CMRIS)** register.

14.2.3.2 I²C Slave Interrupts

The slave module generates interrupts as it receives requests from an I^2C master. To enable the I^2C slave interrupt, write a '1' to the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I^2C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

14.2.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

14.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.

Figure 14-7. Master Single SEND







Figure 14-8. Master Single RECEIVE








Figure 14-10. Master Burst RECEIVE




Figure 14-11. Master Burst RECEIVE after Burst SEND





Figure 14-12. Master Burst SEND after Burst RECEIVE

14.2.5.2 I²C Slave Command Sequences

Figure 14-13 on page 349 presents the command sequence available for the I^2C slave.





14.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1; TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

14.4 I²C Register Map

Table 14-2 on page 350 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800

Table 14-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				,
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	352
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	353
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	357
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	358
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	359
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	360
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	361
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	362
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	363
I ² C Slave					
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	365
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	366
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	368
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	369

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	370
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	371
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	372

14.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 364.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 Offset 0x000 Type R/W, reset 0x0000.0000

Type IV	ype tww, reset oxoool.ooo															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved			1	1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0 0 0 0 0 0 0		0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1				SA	1	1	1	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:8		Name reserved		Type RO		Reset 0x00	comp	are shou atibility v	vith futur	e produ	e value o cts, the v	value of	a reserv	•	
7:	1		SA		R/W		0	I ² C SI	ave Add	ress						
								This f	eld spec	cifies bits	A6 thro	ough A0	of the sl	ave add	ress.	
0	0 R/S R/W 0						0	Recei	ve/Send							
								The R (Low)		pecifies i	f the ne	xt operat	tion is a	Receive	(High)	or Send
									e Descri	ption						

0 Send.

1 Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1		· ·			rese	rved					1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[15	1	1 1	12	reserved	10	1	1 1	1	BUSBSY	IDLE	ARBLST	1	ADRACK	ERROR	BUSY	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Descr	ption								
31:	7		reserved		RO		0x00	Softwa	To prov	ide							
01.			10001100		nto		0,00	compa	atibility v	with future	produ	cts, the v	value of	a reserv	•		
								compatibility with future products, the value of preserved across a read-modify-write operatic									
6			BUSBSY		RO		0	Bus B	usy								
								This b	it speci	fies the state of the I^2C bus. If set, the bus is busy;							
									ise, the conditi	e bus is id	le. The	bit chan	iges bas	ed on th	e STAR	T and	
								3106	conulu	0115.							
5			IDLE		RO		0	I ² C IdI	е								
									•	fies the I ²			te. If set,	, the con	troller is	idle;	
								otherwise the controller is not idle.									
4			ARBLST		RO		0	Arbitra	tion Lo	st							
									•	fies the re nerwise, t					controll	er lost	

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				-	· ·			rese	erved	1	'	1	1	1			
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				1		res	erved	1	1 1		1	I	ACK	STOP	START	RUN	
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
31:	Bit/Field Name 31:4 reserved			ed	Type WO		Reset 0x00	Softw comp prese	atibility v erved acr	vith futi oss a r	ure produ ead-mod	ucts, the	value of	erved bit f a reserv on.	•		
3			ACK		WO		0	Data	Acknowl	edge E	nable						
		ACK							When set, causes received data byte to be acknowledged automatical by the master. See field decoding in Table 14-3 on page 355.								
2			STO	P	WO		0	Gene	erate STC	ЭР							
							n set, cau ding in Ta		0		ne STOF	^{>} conditio	on. See f	ield			

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 355.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 14-3 on page 355.

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

	I2CMSA[0]		I2CMC	S[3:0]		Description						
State	R/S	ACK	STOP	START	RUN	1						
ldle	0	Xa	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).						
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).						
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).						
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).						
Master Transmit	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).						
	1	1	1	1	1	Illegal.						
	All other co	mbination	s not listed	are non-op	perations.	NOP.						
Master	Х	Х	0	0	1	SEND operation (master remains in Master Transmit state).						
	Х	Х	1	0	0	STOP condition (master goes to Idle state).						
	Х	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).						
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).						
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).						
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).						
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).						
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).						
	1	1	1	1	1	Illegal.						
	All other co	mbination	s not listed	are non-op	perations.	NOP.						

Current	I2CMSA[0]		I2CMC	S[3:0]		Description				
State	R/S	ACK	STOP	START	RUN	1				
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).				
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b				
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).				
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).				
	Х	1	1	0	1	Illegal.				
	1	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).					
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).				
	1	1 1 0				Repeated START condition followed by RECEIVE (master remains in Master Receive state).				
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).				
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).				
	All other co	mbination	s not listed	are non-op	perations.	NOP.				

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Mast Offset 0x	i ster Da er 0 base 008 V, reset 0x	0x4002	2.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	, I		1 1		r r 1		1	rese	rved	1		ì	1	i i	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1 1	rese	rved		1	1		1	r	l Di	ATA	1	1	·]	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield			Type Rese			Descr	iption									
31	:8	reserved			RO 0x00			compa	atibility v	vith futur	e produ	icts, the	of a rese value of operatio	a reserv	•		
7:	0 DATA			R/W 0		0x00 Data		ata Transferred									
								Data t	transferr	ed durin	g transa	action.					

I2C Master Timer Period (I2CMTPR)

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

et 0x0 e R/W		x0000.00	01													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•					rese	erved	•		•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved			•		1	8	TI	PR			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/Field		Name			_			Description								
			Name		Туре	l	Reset	Descr	iption							
31:		r	Name reserved		Type RO		Reset 0x00	Softwa compa	are shoi atibility v	uld not re with futur oss a re	e produ	cts, the	value of	a reserv	•	
	8	r						Softwa compa prese	are shoi atibility v	with futur oss a re	e produ	cts, the	value of	a reserv	•	
31:	8	r	reserved		RO		0x00	Softwa compa prese SCL 0	are shou atibility v rved acr Clock Pe	with futur oss a re	e produ ad-modi	cts, the fy-write	value of operatio	a reserv n.	•	
31:	8	r	reserved		RO		0x00	Softwa compa prese SCL (This fi	are shor atibility v rved acr Clock Pe ield sper	with futur ross a re eriod	e produ ad-modi	cts, the v fy-write of the So	value of operatio CL clock	a reserv n.	ed bit sh	nould
31:	8	r	reserved		RO		0x00	Softwa compa prese SCL (This fi	are shou atibility v rved acr Clock Pe ield spec PRD =	with futur oss a re eriod cifies the	e produ ad-modi	cts, the v fy-write of the So	value of operatio CL clock	a reserv n.	ed bit sh	nould
31:	8	ŗ	reserved		RO		0x00	Softwa compa preset SCL C This fi SCL_1 where	are shou atibility v rved acr Clock Pe ield sper PRD =	with futur oss a re eriod cifies the	e produc ad-modi e period (TPR)*	cts, the s fy-write of the So	value of operatio CL clock P + SC	a reserv n.	ed bit sh	nould
31:	8	ŗ	reserved		RO		0x00	Softwa compa preser SCL C This fi SCL_1 where	are shor atibility v rved acr Clock Pe ield sper PRD = :: PRD is th	with futur ross a re eriod cifies the 2*(1 +	e produ ad-modi period (TPR)*	cts, the v fy-write of the So (SCL_L od (I ² C c	value of operatio CL clock P + SC lock).	a reserv n. L_HP)*	ed bit sh	nould
31:	8	ŗ	reserved		RO		0x00	Softwa compa prese SCL (This fi SCL_1 where SCL_1 TPR is	are shou atibility v rved acr Clock Pe ield sper PRD = :: PRD is the s the Tin	with futur ross a re cifies the 2*(1 + ne SCL li	e produ ad-modi period TPR)*	cts, the v fy-write of the St (SCL_L od (I ² C c er value	value of operatio CL clock P + SC lock). (range c	a reserv n. L_HP)*	ed bit sh	nould

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Mast Offset 0x Type R/W	010																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	г г 1		1	rese	rved		1	1	1 1	T	1	,		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	r r I		1	reserved			ı	T	r I	r	Ì	ІМ		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Name		Туре	Reset		Descri	Description									
31	:1		reserved		RO	0x00		compa	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bi preserved across a read-modify-write operation.									
0	1		IM		R/W		0	Interru	ipt Mask	(
								This bit controls whether a raw interrupt is promoted to a controller										

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

I2C Master Interrupt Mask (I2CMIMR)

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1 1				1	rese	rved		1	1	1		r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	reserved			1	1			1	RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	31:1 reserved				RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
0)		RIS		RO		0	Raw I	nterrupt	Status						
									•			rupt state			0,	

master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked	Interrupt Status	(I2CMMIS)
-------------------	------------------	-----------

I2C Master 0 base: 0x4002.0000 Offset 0x018 Type RO, reset 0x0000.0000

	·															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· · ·		1	rese	rved		1			1	1	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	•				reserved	1				1		•	MIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ïeld		Name		Туре	I	Reset	Descri	iption							
31	:1		reserved	I	RO		0x00 Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserv preserved across a read-modify-write operation.									
0)		MIS		RO		0	Maske	ed Interr	upt Stati	us					
								This bi	it specifi	es the ra	w interru	upt state	(after m	asking) (of the I ² C	master

block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

I2C Master Interrupt Clear (I2CMICR)

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

		enupt		CIVILOR	v)											
Offset 0x	01C	e: 0x4002 x0000.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	1 1		r r L		r	resei	rved			ſ	1 1		I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,		г г 1		1	reserved				I	1		1	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:1 reserved RO 0x00 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.								•								
0)		IC		WO		0	Interru	ipt Clea	r						
								This b	it contro	Is the cle	earing o	f the raw	/ interrup	ot. A writ	e of 1 cl	ears the

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Maste Offset 0x	020															
Type R/W	v, reset u 31	30 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		Î		1	rese	rved					i i		Ì
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		reser	ved	T	1			SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:6		reserved		RO		0x00	compa	atibility w	ith futur/	e produ		alue of	erved bit. a reserve n.		
5	i		SFE		R/W		0	This b	•	es whet	her the i			erate in a mode is c		
4	÷		MFE		R/W		0	I ² C Ma	aster Fu	nction E	nable					
4 MFE R/W 0 I ² C Master Function Enable This bit specifies whether the interface may operate in set, Master mode is enabled; otherwise, Master mode the interface clock is disabled.																
3:	1		reserved		RO		0x00	compa	atibility w	ith futur	e produ		alue of	erved bit. a reserve n.	•	
0)		LPBK		R/W		0	I ² C Lo	opback							
								Loopb	ack mod	de. If set	, the dev	vice is pu	ut in a te	ating nor est mode normally.		

I2C Master Configuration (I2CMCR) I2C Master 0 base: 0x4002.0000

14.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the l^2C slave registers, in numerical order by address offset. See also "Register Descriptions (l^2C Master)" on page 351.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.

I2C Slave Offset 0x0 Type R/W	000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1	1			1	rese	rved	1	1	1	1		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reserved		1	1	1		1	1	OAR		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:7		reserved	1	RO		0x00	compa	atibility v	with futur	e produ	ne value ucts, the lify-write	value of	a reserv		
6:	0		OAR		R/W		0x00	I ² C SI	ave Ow	n Addres	SS					
								This fi	ield spe	cifies bit	s A6 thr	ough A0	of the sl	ave ado	Iress.	

I2C Slave Own Address (I2CSOAR)

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the l²C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] l²C device has received a data byte from an l²C master. Read one data byte from the l²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] l²C device is addressed as a Slave Transmitter. Write one data byte into the l²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] l^2C slave operation.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type RO, reset 0x0000.0000

Type ite,	16361 0																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	Ì	Ì	1 1		1	rese	rved	Í							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							reserved							FBR	TREQ	RREQ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/F	ield		Name		Туре		Reset	Descri	iption								
31	:3		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•		
2	!		FBR		RO		0	First B	syte Rec	eived							
								Indicates that the first byte following the slave's own address is received. This bit is only valid when the RREQ bit is set, and is automatically cleared when data has been read from the I2CSDR register.									
								Note:	This	s bit is no	ot used t	for slave	transmi	t operati	ons.		
1			TREQ		RO		0	Transr	mit Req	uest							
								0 Transmit Request This bit specifies the state of the I ² C slave with regards to outstar transmit requests. If set, the I ² C unit has been addressed as a sla transmitter and uses clock stretching to delay the master until dat been written to the I2CSDR register. Otherwise, there is no outstar transmit request.								slave ata has	
0	1		RREQ		RO		0	Receiv	ve Requ	iest							
This bit specifies the status of the l ² receive requests. If set, the l ² C uni the l ² C master and uses clock stre data has been read from the I2CSI data is outstanding.									C unit ha	s outsta ng to de	nding re lay the n	ceive da naster u	ta from ntil the				

Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type WO, reset 0x0000.0000

1300 110	, 10001 0		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	, ,		· · ·		T	rese	rved			· · · ·			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	, ,				1	reserved				· · · · ·			1	DA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:1		reserved		RO		0x00	compa	atibility w	ith futur/	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0			DA		WO		0	Device	e Active							
								Value	Descri	otion						

0 Disables the I²C slave operation.

Enables the I²C slave operation. 1

Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Sla	ve Dat	a (I2CS	DR)													
I2C Slave Offset 0x0	800															
Type R/W	/, reset 0	x0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved	1		1			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved			•		1	1	D/			1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved	l	RO		0x00	compa	atibility v	uld not re with futur ross a rea	e produ	cts, the	value of a	a reserv	•	
7:0	0		DATA		R/W		0x0	Data f	for Trans	sfer						
								This fi opera		ains the o	data for	transfer	during a	slave re	ceive or	transmit

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offset 0x	00C	:: 0x4002.0 0x0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r		1	rese	rved			1	1	1		,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	ì		ſ		1	reserved				1	1	Î	1	ІМ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:1	I	reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
0			IM		R/W		0	Interru	ipt Mask	(
								This b	it contro	ls wheth	ier a rav	w interrup	ot is pror	noted to	a contr	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

I2C Slave Interrupt Mask (I2CSIMR)

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt State	us (I2CSRIS)
-------------------------------	--------------

I2C Slave 0 base: 0x4002.0800 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		 		I	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			т т 		 		r	reserved								RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
0			RIS		RO		0	Raw I	nterrupt	Status						
U KIS KU U								it specifi block. If			•			0,		

pending.

November 30, 2007

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked	I Interrupt Status	(I2CSMIS)
------------------	--------------------	-----------

I2C Slave 0 base: 0x4002.0800 Offset 0x014 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
			1					rese	rved		1				1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
		1	•		1 I		1	reserved	1		1			1	1	MIS					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					
Reset Bit/Fi	0 ield	0	0 Name	0	о Туре	0	0 Reset	0 Descr	0 intion	0	0	0	0	0	0	0					
Ditt			Name		турс	1	10001	DCSCI	ipuon												
31:	:1	reserved RO			0x00	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.														
0			MIS		RO		0	Maske	ed Interr	upt State	us										
					٦			This b	oit specifi	es the ra	aw interr	upt state	e (after n	nasking) of the I ² C slave							

block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

I2C Slave Interrupt Clear (I2CSICR)

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.

I2C Slave Offset 0x0 Type WO	018															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1	1	I	1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	Î	l	r r 1		Ì	reserved		Î	Ì	Ì	1	Î	Ì	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	:1		reserved	I	RO		0x00	compa	atibility v	uld not re with futur oss a re	e produ	cts, the v	value of	a reserv	•	
0	1		IC		WO		0	Clear Interrupt								
								This b	it contro	ols the cl	earing o	f the raw	/ interrup	ot. A writ	e of 1 cl	ears the

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

15 Controller Area Network (CAN) Module

15.1 Controller Area Network Overview

Controller Area Network (CAN) is a multicast shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 m).


15.2 Controller Area Network Features

The Stellaris[®] CAN module supports the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects
- Each message object has its own identifier mask
- Maskable interrupt
- Disable Automatic Retransmission mode for Time Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode
- Gluelessly attach to an external CAN PHY through the CANOTX and CANORX pins

15.3 Controller Area Network Block Diagram

Figure 15-1. CAN Module Block Diagram



15.4 Controller Area Network Functional Description

The CAN module conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These are accessed via the CAN message object register interface. The message memory is not directly accessable in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory.

The CAN message object register interface provides two register sets for communicating with the message objects. Since there is no direct access to the message object memory, these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that needs to be processed.

15.4.1 Initialization

The software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register, with software or by a hardware reset, or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the status of the CAN transmit output is recessive (High). Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible when in the initialization state.

To initialize the CAN controller, set the **CAN Bit Timing (CANBIT)** register and configure each message object. If a message object is not needed, it is sufficient to set it as not valid by clearing the MsgVal bit in the **CANIFnARB2** register. Otherwise, the whole message object has to be initialized, as the fields of the message object may not have valid information causing unexpected results. Access to the **CAN Bit Timing (CANBIT)** register and to the **CAN Baud Rate Prescalar Extension (CANBRPE)** register to configure the bit timing are enabled when both the INIT and CCE bits in the **CANCTL** register are set. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (Bus Idle) before it takes part in bus activities and starts message transfers. The initialization of the message objects is independent of being in the initialization state and can be done on the fly, but message objects should all be configured to particular identifiers or set to not valid before the BSP starts the message transfer. To change the configuration of a message object during normal operation, set the MsgVal bit in the **CANIFnARB2** register to 0 (not valid). When the configuration is completed, MsgVal is set to 1 again (valid).

15.4.2 Operation

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is reset to 0, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As messages are received, they are stored in their appropriate message objects if they pass the message handler's filtering. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the Msk bits in the **CANIFnMSKn** registers) is used, the arbitration bits which are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message any time via the CAN Interface Registers (CANIFnCRQ, CANIFnCMSK, CANIFnMSKn, CANIFnARBn, CANIFnMCTL, CANIFnDAn, and CANIFnDBn). The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects are under the control of the software that is managing the CAN hardware. These can be message objects used for one-time data transfers, or permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. To start the transmission, the TxRqst bit in the **CANTXRQn** register and the NewDat bit in the **CANNWDAn** register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier for the message object. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

There are two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**), which are used to access the Message Objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The function of the two sets are independent and identical and can be used to queue transactions.

15.4.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if there is no data transfer between the CAN Interface Registers and message RAM, the valid message object with the highest priority and that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NewDat bit is reset and can be viewed in the **CANNWDAn** register. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TxRqst bit in the **CANIFnCMSK** register is reset. If the TxIE bit in the **CANIFnMCTL** register is set, the IntPnd bit in the **CANIFnMCTL** register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

15.4.4 Configuring a Transmit Message Object

Table 15-1 on page 377 specifies the bit settings for a transmit message object.

Table 15-1. Transmit Message Object Bit Settings

Register	CANIFnARB2	CAI	CANIFnCMSK		CANIFnMCTL	CANIFnARB2	CANIFnMCTL						
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	1	0	0	0	appl	0	appl	0

The Xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of the outgoing message. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, as bits 17:0 of **CANIFnARBn** are not used by the CAN controller for 11-bit identifiers.

If the TxIE bit is set, the IntPnd bit is set after a successful transmission of the message object.

If the RmtEn bit is set, a matching received Remote Frame causes the TxRqst bit to be set and the Remote Frame is autonomously answered by a Data Frame with the data from the message object.

The DLC bit in the **CANIFnMCTL** register is set by an application. TxRqst and RmtEn may not be set before the data is valid.

The CAN mask registers (Msk bits in CANIFnMSKn, UMask bit in CANIFnMCTL register, and MXtd and MDir bits in CANIFnMSK2 register) may be used (UMask=1) to allow groups of Remote Frames with similar identifiers to set the TxRqst bit. The Dir bit should not be masked.

15.4.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MsgVal nor the TxRqst bits have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn** or **CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the **CANIFnDAn** or **CANIFnDBn** register or the message object is transferred to the **CANIFnDAn** or **CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WR, NewDat, DataA, and DataB bits are written to the CAN IFn Command Mask (CANIFnMSKn) register, followed by writing the CAN IFn Data registers, and then the number of the message object is written to the CAN IFn Command Request (CANIFnCRQ) register, to update the data bytes and the TxRqst bit at the same time.

To prevent the reset of TxRqst at the end of a transmission that may already be in progress while the data is updated, NewDat has to be set together with TxRqst. When NewDat is set together with TxRqst, NewDat is reset as soon as the new transmission has started.

15.4.6 Accepting Received Message Objects

When the arbitration and control field (ID + Xtd + RmtEn + DLC) of an incoming message is completely shifted into the CAN module, the message handling capability of the module starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the Acceptance Filtering unit is loaded with the arbitration bits from the core. Then the arbitration and mask fields (including MsgVal, UMask, NewDat, and EoB) of message object 1 are loaded into the Acceptance Filtering unit and compared with the arbitration field from the shift register. This is repeated with each following message object until a matching message object is found or until the end of the message RAM is reached. If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of frame received.

15.4.7 Receiving a Data Frame

The message handler stores the message from the CAN module receive shift register into the respective message object in the message RAM. It stores the data bytes, all arbitration bits, and the Data Length Code into the corresponding message object. This is implemented to keep the data bytes connected with the identifier even if arbitration mask registers are used. The CANIFnMCTL.NewDat bit is set to indicate that new data has been received. The CPU should reset CANIFnMCTL.NewDat when it reads the message object to indicate to the controller that the message has been received and the buffer is free to receive more messages. If the CAN controller receives a message and the CANIFnMCTL.NewDat bit was already set, the MsgLst bit is set to indicate that the previous data was lost. If the CANIFnMCTL.RxIE bit is set, the CANIFnMCTL.IntPnd bit is set, causing the CANIFnMCTL.TxRqst bit of this message object is reset to prevent the transmission of a Remote Frame, while the requested Data Frame has just been received.

15.4.8 Receiving a Remote Frame

When a Remote Frame is received, three different configurations of the matching message object have to be considered:

Dir = 1 (direction = transmit), RmtEn = 1, UMask = 1 or 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object is set. The rest of the message object remains unchanged.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object remains unchanged; the Remote Frame is ignored. This remote frame is disabled and will not automatically respond or indicate that the remote frame ever happened.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 1

At the reception of a matching Remote Frame, the TxRqst bit of this message object is reset. The arbitration and control field (ID + Xtd + RmtEn + DLC) from the shift register is stored into the message object in the message RAM and the NewDat bit of this message object is set. The data field of the message object remains unchanged; the Remote Frame is treated similar to a received Data Frame. This is useful for a remote data request from another CAN device for which the Stellaris[®] controller does not have readily available data. The software must fill the data and answer the frame manually.

15.4.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This should not be confused with the message identifier as that priority is enforced by the CAN bus. This means that if message object 1 and message object 2 both have valid messages that need to be transmitted, message object 1 will always be transmitted first regardless of the message identifier in the message object itself.

15.4.10 Configuring a Receive Message Object

Table 15-2 on page 379 specifies the bit settings for a transmit message object.

Table 15-2. Receive Message Object Bit Settings

Register	CANIFnARB2	CANIFnCMSK		MSK	CANIFnMCTL	CANIFnARB2	CANIFnMCTL						
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	0	0	0	appl	0	0	0	0

The xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, and bits [17:0] are ignored by the CAN controller. When a Data Frame with an 11-bit Identifier is received, bits [17:0] are set to 0.

If the RxIE bit is set, the IntPnd bit is set when a received Data Frame is accepted and stored in the message object.

When the message handler stores a Data Frame in the message object, it stores the received Data Length Code and eight data bytes. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by nonspecified values.

The CAN mask registers (Msk bits in CANIFnMSKn, UMask bit in CANIFnMCTL register, and MXtd and MDir bits in CANIFnMSK2 register) may be used (UMask=1) to allow groups of Data Frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications.

15.4.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the CAN IFn Command Mask (CANIFnCMSK) register and then writes the number of the message object to the CAN IFn Command Request (CANIFnCRQ) register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (CANIFnMSKn, CANIFnARBn, and CANIFnMCTL). Additionally, the NewDat and IntPnd bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt being generated by this message object.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the matching messages has been received.

The actual value of MewDat shows whether a new message has been received since the last time this message object was read. The actual value of MsgLst shows whether more than one message has been received since the last time this message object was read. MsgLst is not automatically reset.

Using a Remote Frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TxRqst bit of a receive object causes the transmission of a Remote Frame with the receive object's identifier. This Remote Frame triggers the other CAN node to start the transmission of the matching Data Frame. If the matching Data Frame is received before the Remote Frame could be transmitted, the TxRqst bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data, slightly earlier than expected.

15.4.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it.

The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number. A message interrupt is cleared by clearing the message object's IntPnd bit. The Status Interrupt is cleared by reading the **CAN Status** (CANSTS) register.

The interrupt identifier IntId in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register holds the value to 0. If the value of **CANINT** is different from 0, then there is an interrupt pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the CPU is active. The interrupt line remains active until **CANINT** is 0, all interrupt sources have been cleared, (the cause of the interrupt is reset), or until IE is reset, which disables interrupts from the CAN controller.

The value 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register (Error Interrupt or Status Interrupt). This indicates that there is either a new Error Interrupt or a new Status Interrupt. A write access can clear the RxOK, TxOK, and LEC flags in the **CANSTS** register, however, only a read access to the **CANSTS** register will clear the source of the status interrupt.

IntId points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the status register may cause an interrupt. The EIE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the microcontroller's interrupt controller. The **CANINT** interrupt register is updated even when the IE bit is set to zero.

There are two possibilities when handling the source of a message interrupt. The first is to read the IntId bit in the **CANINT** interrupt register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and reset the message object's IntPnd at the same time by setting the ClrIntPnd bit in the CAN IFn Command Mask (CANIFnCMSK) register. When the IntPnd bit is cleared, the CANINT register will contain the message number for the next message object with a pending interrupt.

15.4.13 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

15.4.14 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations

remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 15-2 on page 381): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 15-3 on page 381). The length of the time quantum (tq), which is the basic time unit of the bit time, is defined by the CAN controller's system clock (fsys) and the Baud Rate Prescaler (BRP):

tq = BRP / fsys

The CAN module's system clock fsys is the frequency of its CAN module clock (CAN_CLK) input.


The Synchronization Segment Sync_Seg is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync_Seg and the Sync_Seg is called the *phase error* of that edge.

The Propagation Time Segment Prop_Seg is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase_Seg1 and Phase_Seg2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.







Parameter	Range	Remark
BRP	[1 32]	Defines the length of the time quantum t_q
Sync_Seg	1 t _q	Fixed length, synchronization of bus input to system clock
Prop_Seg	[1 8] t _q	Compensates for the physical delay times
Phase_Seg1	[1 8] t _q	May be lengthened temporarily by synchronization
Phase_Seg2	[1 8] t _q	May be shortened temporarily by synchronization

Parameter	Range	Remark
SJW	[1 4] t _q	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, and SJW and BRP are combined in the other byte.

In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits. Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3] tq

or (functional values):

[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq

The data in the bit timing registers are the configuration input of the CAN protocol controller. The Baud Rate Prescalar (configured by BRP) defines the length of the time quantum, the basic time unit of the bit time; the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the Sample Point and processes the sampled bus input bit. The time after the Sample Point that is needed to calculate the next bit to be sent (that is, the data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT).

The IPT is application-specific but may not be longer than 2 tq; the CAN's IPT is 0 tq. Its length is the lower limit of the programmed length of Phase_Seg2. In case of synchronization, Phase_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

15.4.15 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the desired bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the $Prop_Seg$. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for $Prop_Seg$ is converted into time quanta (rounded up to the nearest integer multiple of tq).

The Sync_Seg is 1 tq long (fixed), which leaves (bit time - Prop_Seg - 1) tq for the two Phase Buffer Segments. If the number of remaining tq is even, the Phase Buffer Segments have the same length, that is, Phase_Seg2 = Phase_Seg1, else Phase_Seg2 = Phase_Seg1 + 1.

The minimum nominal length of Phase_Seg2 has to be regarded as well. Phase_Seg2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] tq.

The length of the Synchronization Jump Width is set to its maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

(1 - df) x fnom <= fosc <= (1 + df) x fnom

where:

- df = maximum tolerance of oscillator frequency
- fosc = actual oscillator frequency
- fnom = nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

```
df <= (Phase_Seg1,Phase_Seg2)min/ 2 x (13 x tbit - Phase_Seg2)
dfmax = 2 x df x fnom</pre>
```

where:

- Phase_Seg1 and Phase_Seg2 are from Table 15-3 on page 381
- tbit = Bit Time
- dfmax = maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

The resulting configuration is written into the CAN Bit Timing (CANBIT) register :

(Phase_Seg2-1)&(Phase_Seg1+Prop_Seg-1)&(SynchronizationJumpWidth-1)&(Prescaler-1)

15.4.15.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN_CLK is 10 MHz, BRP is 0, and the bit rate is 1 Mbps.

tq 100 ns = tCAN_CLK delay of bus driver 50 ns delay of receiver circuit 30 ns delay of bus line (40m) 220 ns

```
tProp 600 ns = 6 × tq
tSJW 100 ns = 1 × tq
tTSeg1 700 ns = tProp + tSJW
tTSeg2 200 ns = Information Processing Time + 1 × tq
tSync-Seg 100 ns = 1 × tq
bit time 1000 ns = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 0.39 % =
min(PB1,PB2)/ 2 × (13 x bit time - PB2) =
0.lus/ 2 x (13x lus - 2us)
```

In the above example, the concatenated bit time parameters are (2-1)3&(7-1)4&(1-1)2&(1-1)6, and **CANBIT** is programmed to 0x1600.

15.4.15.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of CAN_CLK is 2 MHz, BRP is 1, and the bit rate is 100 Kbps.

```
tq 1 ms = 2 × tCAN_CLK
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 ms = 1 × tq
tSJW 4 ms = 4 × tq
tTSeg1 5 ms = tProp + tSJW
tTSeg2 4 ms = Information Processing Time + 3 × tq
tSync-Seg 1 ms = 1 × tq
bit time 10 ms = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 1.58 % =
min(PB1,PB2)/ 2 x (13 x bit time - PB2) =
4us/ 2 x (13 x 10us - 4us)
```

In this example, the concatenated bit time parameters are (4-1)3&(5-1)4&(4-1)2&(2-1)6, and **CANBIT** is programmed to 0x34C1.

15.5 Controller Area Network Register Map

Table 15-4 on page 384 lists the registers. All addresses given are relative to the CAN base address of:

- CAN0: 0x4004.0000
- CAN1: 0x4004.1000

All accesses are on word (32-bit) boundaries.

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	387
0x004	CANSTS	R/W	0x0000.0000	CAN Status	389
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	392

Table 15-4. CAN Register Map

Offset	Name	Туре	Reset	Description	See page
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	393
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	395
0x014	CANTST	R/W	0x0000.0000	CAN Test	396
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescalar Extension	398
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	399
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	400
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	403
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	404
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	405
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	406
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	407
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	409
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	409
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	409
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	409
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	399
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	400
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	403
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	404
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	405
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	406
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	407
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	409
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	409
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	409
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	409
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	410
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	410
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	411
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	411
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	412
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	412
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	413

Offset	Name	Туре	Reset	Description	See page
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	413

15.6 Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers which are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or resetting INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is reset, each time a sequence of 11 High bits has been monitored, a BitOError code is written to the **CANSTS** status register, enabling the CPU to readily check whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the proceeding of the bus-off recovery sequence.

CAN Co CAN0 bas CAN1 bas Offset 0x0 Type R/M	se: 0x400 se: 0x400 000	04.0000 04.1000	-													
,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1		ı –	1	I	r r		1	rese	rved		1	1 1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved			1	Test	CCE	DAR	reserved	EIE	SIE	IE	INIT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ïeld		Name		Туре	I	Reset	Descr	iption							
31:	:8	reserved			RO	0	x0000	2000 Software should not rely on the value of a reserved bit. To pro- compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.						•		
7	,		Test		R/W		0	Test N	lode En	able						
								0 [.] Nor	mal Ope	eration						
									t Mode							
								1. 163								
6	5		CCE		R/W		0	Config	guration	Change	Enable					
								0: Do	not allov	v write a	iccess to	o the CA	NBIT re	gister.		
								1: Allo	w write	access	to the C	ANBIT re	egister if	the INI	T bit is	1.
5			DAR		R/W		0	Disab	le Autom	natic Re	transmis	sion				
			27.03				U U					urbed me	esanes	is enabl	ed	
									o retrans				.5549C5	13 CHADI	cu.	
								T: Aut	o retrans	smissior	i is disa	bled.				
4			reserved		RO		0	compa	atibility w	vith futur	re produ	e value o cts, the v ify-write o	alue of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
3	EIE	R/W	0	Error Interrupt Enable
				0: Disabled. No Error Status interrupt is generated.
				1: Enabled. A change in the Boff or EWarn bits in the CANSTS register generates an interrupt.
2	SIE	R/W	0	Status Change Interrupt Enable
				0: Disabled. No Status Change interrupt is generated.
				1: Enabled. An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the TXOk or RXOk bits in the CANSTS register generates an interrupt.
1	IE	R/W	0	CAN Interrupt Enable
				0: Interrupt disabled.
				1: Interrupt enabled.
0	INIT	R/W	1	Initialization
				0: Normal operation.
				1: Initialization started.

Register 2: CAN Status (CANSTS), offset 0x004

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. The unused error code 7 may be written by the CPU to check for updates.

An Error Interrupt is generated by the BOff and EWarn bits and a Status Change Interrupt is generated by the RxOk, TxOk, and LEC bits, assuming that the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPass bit or a write to the RxOk, TxOk, or LEC bits does not generate an interrupt.

Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

CAN Status (CANSTS) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x004 Type R/W, reset 0x0000.0000 16 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved RO Туре RO RC RO RO RO RO RO RO RO RO RC RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 BOff EWarn EPass RxOK LEC TxOK reserved RO R/W R/W R/W R/\// R/W Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:8 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7 BOff RO 0 **Bus-Off Status** 0: Module is not in bus-off state. 1: Module is in bus-off state. 6 EWarn RO 0 Warning Status 0: Both error counters are below the error warning limit of 96. 1: At least one of the error counters has reached the error warning limit of 96. EPass RO Error Passive 5 0 0: The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127. 1: The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127.

Bit/Field	Name	Туре	Reset	Description
4	RxOK	R/W	0	Received a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully received.
				1: Since this bit was last reset to 0, a message has been successfully received, independent of the result of the acceptance filtering.
				This bit is never reset by the CAN module.
3	TxOK	R/W	0	Transmitted a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully transmitted.
				1: Since this bit was last reset to 0, a message has been successfully transmitted error-free and acknowledged by at least one other node.

This bit is never reset by the CAN module.

Bit/Field	Name	Туре	Reset	Description
2:0	LEC	R/W	0x0	Last Error Code
				This is the type of the last error to occur on the CAN bus.
				Value Definition
				0x0 No Error
				0x1 Stuff Error
				More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2 Form Error
				A fixed format part of the received frame has the wrong format.
				0x3 ACK Error
				The message transmitted was not acknowledged by another node.
				0x4 Bit 1 Error
				When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.
				A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5 Bit 0 Error
				A Bit 0 Error indicates that the device wanted to send a Low level (logical 0) but the monitored bus value was High (logical 1).
				During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6 CRC Error
				The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7 Unused
				When the LEC bit shows this value, no CAN bus event was detected since the CPU wrote this value to LEC.

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

IIIIIIIIIIIIIIIIIIIIIII reserved IIIIIII														R)		04.0000 04.1000	se: 0x400 se: 0x400 008	CAN E CAN0 ba CAN1 ba Offset 0x Type RO
	6	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
		1	1	1		1	1		rved	rese	1			I	1	1		
		RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	Type
					-													Reset
)	0	1	2		I	5	6	7	8	9	10	11	12	13	14	15	
RP REC TEC					EC	TE							REC				RP	
		RO 0																
	,	0	0	U	0	0	0	0	0	0	0	0	0	0	0	0	Ū	Reset
Bit/Field Name Type Reset Description		Description								Reset	I	Туре	Name			Bit/Field		
31:16 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.	l be		compatibility with future products, the value of a reserved bit should						x0000	0	RO	reserved			31:16			
15 RP RO 0 Received Error Passive				Received Error Passive						0		RO		RP		5	1	
0: The Receive Error counter is below the Error Passive level (127 less).	or	(127 c	ve level (or Passiv	the Erro	s below	counter i	e Error (e Receiv									
1: The Receive Error counter has reached the Error Passive level (or greater).	128	1: The Receive Error counter has reached the Error Passive level (128 or greater).																
14:8 REC RO 0x0 Receive Error Counter		Receive Error Counter									0x0		RO		REC		:8	14
State of the receiver error counter (0 to 127).			State of the receiver error counter (0 to 127).															
7:0 TEC RO 0x0 Transmit Error Counter							er	Counte	mit Erroi	Trans	0x0		RO		TEC		0	7:
State of the transmit error counter (0 to 255).	State of the transmit error counter (0 to 255).								State									

Register 4: CAN Bit Timing (CANBIT), offset 0x00C

This register is used to program the bit width and bit quantum. Values are to be programmed to the system clock frequency. This register is write-enabled by the CCE and INIT bits in the **CANCTL** register.

With a CAN module clock (CAN_CLK) of 8 MHz, the register reset value of 0x230 configures the CAN for a bit rate of 500 Kbps.

CAN0 ba CAN1 ba Offset 0x	se: 0x400 se: 0x400 00C V, reset 0x	4.0000 4.1000	ŗ															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	erved				1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved		TSeg2			TS	eg1		sjw			•	BRP		-			
Type Reset	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1		
Bit/F	ield		Name		Туре	F	Reset	Description										
31:15 reserved RO 0x0000 Software should not rely on the compatibility with future product preserved across a read-modify								cts, the	value of	a reserv								
14:	12		TSeg2		R/W		0x2	Time Segment after Sample Point										
								0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.										
								time c	luanta d	efined fo	r Phase	t value of 0x2 defines that there is 3(2+1) bit Phase_Seg2 (see Figure 15-2 on page 381). efined by BRP.						
11	:8		TSeg1		R/W		0x3	Time Segment Before Sample Point										
								0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.										
								So, for example, the reset value of 0x3 defines that there is 4(3+1) bit time quanta defined for Phase_Seg1 (see Figure 15-2 on page 381). The bit time quanta is define by BRP.										
7:	6		SJW		R/W		0x0	(Re)Synchronization Jump Width										
								0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.										
During the start of frame (SOF), if the CAN or error (misalignment), it can adjust the length or value in SJW. So the reset value of 0 adjusts quanta.									ength of	TSeg2	or TSeg	1 by the						

CAN Bit Timing (CANBIT)

Bit/Field	Name	Туре	Reset	Description
5:0	BRP	R/W	0x1	Baud Rate Prescalar
				0x00-0x03F: The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. BRP defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1).

The **BRPRE** register can be used to further divide the bit time.

November 30, 2007

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it. If the IntId bit is not 0x0000 (the default) and the IE bit in the **CANCTL** register is set, the interrupt is active. The interrupt line remains active until the IntId bit is set back to 0x0000 when the cause of all interrupts are reset or until IE is reset.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1				1	reser	ved						1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1				I I I I I I I I I I I I I I I I I I I										'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
31:*	Bit/Field Name Ty 31:16 reserved F 15:0 IntId F					0	Reset 0x0000 0x0000	compa preser Interru	re shou tibility w ved acro pt Identi	ith futur oss a rea fier	e produc ad-modi	cts, the v fy-write	of a rese value of a operation source of	a reserv n.	ed bit sł	<i>r</i> ide nould be	
								Value		Defi	nition						
								0x000	0	No i	nterrupt	pending					
								0x000	1-0x002		Number of the message object that caused the interrupt						
								0x002	1-0x7FF	F Unu	sed						
								0x800	0	Stat	us Interr	upt					
0x8001-0xFFFF Unused								sed									

CAN Test (CANTST) CAN0 base: 0x4004.0000

Register 6: CAN Test (CANTST), offset 0x014

This is the test mode register for self-test and external pin access. It is write-enabled by the Test bit in the **CANCTL** register. Different test functions may be combined but when the Tx bit is not equal to 0x0, it disturbs message transmits.

CAN1 ba Offset 0x	014	04.1000																	
Type R/W	V, reset 0x 31	30 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	51							1	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15 14 13 12		11	10 9		8	7	6 5		4	3	2	1	0					
		reserved		•		Rx	Т	Гх	Silent	Basic	asic reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0			
Bit/F	ield		Name		Туре	Type Reset			Description										
31	:8	r	reserved		RO	0	x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
7	,		Rx		RO		0	Receive Observation											
								Displa	Displays the value on the CANnRx pin.										
6:	5		Tx		R/W		0x0	Trans	Transmit Control										
								Overrides control of theCANnTx pin.											
								Value	alue Description										
								00	_ , , ,										
								01		Sample Point signal driven on the CAN_TX pin									
								10		.N_TX drives a Low value .N_TX drives a High value									
								11	CAN_	X drive	s a Higr	n value							
4			LBack		R/W		0	Loopt	oack Mo	de									
								0: Dis	abled.										
								1: Enabled.											
3	5		Silent		R/W		0	Silent Mode											
								Do no	Do not transmit data; monitor the bus. Also known as Bus Monitor mode.										
								0: Disabled.											
								1: Ena	abled.										
2	2		Basic		R/W		0	Basic	Mode										
								0: Dis	abled.										
										: Use CANIF1 registers as transmit buffer, and use CANIF2 registers as receive buffer.									

Bit/Field	Name	Туре	Reset	Description
1:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the **CANBIT** register. It is write-enabled with the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescalar Extension (CANBRPE)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved	1		, ,		1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1	1		rese	erved	1		1		-		BI	I RPE	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:4		reserved	l	RO	0	x0000	compa	atibility	uld not re with futur ross a rea	e produ	icts, the v	alue of	a reserv	•	
3:	0		BRPE		R/W		0x0	Baud	Rate Pi	rescalar E	Extensio	on.				
								0x00-0	0x0F: E	extend the	BRP b	it to value	es up to	1023. T	he actua	al

0x00-0x0F: Extend the BRP bit to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs) are used.

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020

Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

This register is used to start a transfer when its MNUM bit field is updated. Its Busy bit indicates that the information is transferring from the CAN Interface Registers to the internal message RAM.

A message transfer is started as soon as there is a write of the message object number with the MNUM bit. With this write operation, the Busy bit is automatically set to 1 to indicate that a transfer is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then sets the Busy bit back to 0.

CAN0 bas CAN1 bas Offset 0x0 Type RO,	se: 0x400 020	04.1000	1	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	reser	ved		l	•		•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Busy				· ·	reserved	•	· :		•			MN	UM	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1
Bit/F	ield		Name		Туре	I	Reset	Descri	ption							
31:	16	ı	reserved		RO	RO 0x0000 RO 0x0			atibility	uld not re with futur ross a rea	e produ	cts, the v	value of	a reserv		
15	5		Busy		RO 0x0			Busy F	lag							
								0: Res	et whe	n read/wi	rite actic	on has fii	nished.			
								1: Set	when a	a write oc	curs to t	he mes	sage nur	mber in f	this regis	ster.
14:	:6	I	reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	cts, the v	value of	a reserv		
5:0	0		MNUM		R/W		0x01	Messa	ige Nur	nber						
										of the 32 i message						or data
								Value	[Descriptio	'n					
								0x00) is not a pr object 3		ssage n	umber; i	t is inter	preted a	s 0x20,
								0x01-0	0x20 l	ndicates	specifie	d messa	ige objec	ct 1 to 32	2.	
								0x21-(Not a valio nterpreteo		•		ies are s	shifted a	nd it is

CAN IF1 Command Request (CANIF1CRQ)

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

The Command Mask registers specify the transfer direction and select which buffer registers are the source or target of the data transfer.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x024 Type RO, reset 0x0000.0000

po o,		0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	erved			1		1 1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•	WRNRD	Mask	Arb	Control	ClrIntPnd	TxRqstNewDat	DataA	DataB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Tesel	0	0	U	0	0	U	0	0	0	0	0	U	U	0	0	U
Bit/F	ield		Name		Туре	I	Reset	Descr	ription							
31:	8		reserved		RO	0	x0000	comp		ith futur	e produ	cts, the v	alue of	erved bit. a reserve n.		
7			WRNRD		R/W		0	Write,	, Not Rea	d						
								Comr registe CANI	mand Re ers (CAN	quest ((IFnMSK	CANIFn (1, CAN	CRQ) re FnMSK	gister to 2, CANII	s specifie the CAN F nARB1 , NIFnDB1	messag CANIF	e buffei
									te. Trans t address					registers register.	to the m	iessage
6			Mask		R/W		0x0	Acces	ss Mask	Bits						
								When	WRNRD=	1 (write	s):					
								0: Ma	sk bits u	nchange	ed.					
								1: Tra	Insfer ID	Mask +	Dir+M	xtd to r	nessage	e object.		
								When	WRNRD=	0 (read	s):					
								0: Ma	sk bits u	nchange	ed.					
									insfer ID ace Regi		Dir+M	xtd of t	he mess	sage obje	ect into t	he

Bit/Field	Name	Туре	Reset	Description	
5	Arb	R/W	0x0	Access Arbitration Bits	
				When wRNRD=1 (writes):	
				0: Arbitration bits unchanged.	
				1: Transfer ID + Dir + Xtd + MsgVal to message object.	
				When wRNRD=0 (reads):	
				0: Arbitration bits unchanged.	
				1: Transfer ID + Dir + Xtd + MsgVal to Message Buffer Reg	jister.
4	Control	R/W	0x0	Access Control Bits	
				When wRNRD=1 (writes):	
				0: Control bits unchanged.	
				1: Transfer control bits to message object.	
				When wrnrd=0 (reads):	
				0: Control bits unchanged.	
				1: Transfer control bits to Message Buffer Register.	
3	ClrIntPnd	R/W	0x0	Clear Interrupt Pending Bit	
				Note: This bit is not used when in write (WRNRD=1).	
				0: IntPnd bit in CANIFnMCTL register remains unchanged.	
				1: Clear $IntPnd$ bit in the CANIFnMCTL register in the message	je object.
2	TxRqst/NewDat	R/W	0x0	Access Transmission Request or New Data	
				When wrnrd=1 (writes):	
				Access Transmission Request Bit	
				0: TxRqst bit unchanged.	
				1: Set TxRqst bit	
				Note: If a transmission is requested by programming this bit, the parallel TxRqst in the CANIFnMCTL register ignored.	-
				When wRNRD=0 (reads):	
				Access New Data Bit	
				0: NewDat bit unchanged.	
				1: Clear NewDat bit in the message object.	
				Note: A read access to a message object can be combined reset of the control bits IntPdn and NewDat. The w these bits that are transferred to the CANIFnMCTL always reflect the status before resetting these bits.	values of register

Bit/Field	Name	Туре	Reset	Description
1	DataA	R/W	0x0	Access Data Byte 0 to 3
				When wRNRD=1 (writes):
				0: Data bytes 0-3 are unchanged.
				1: Transfer data bytes 0-3 (CANIFnDA1 and CANIFnDA2) to message object.
				When wRNRD=0 (reads):
				0: Data bytes 0-3 are unchanged.
				1: Transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2.
0	DataB	R/W	0x0	Access Data Byte 4 to 7
				When wRNRD=1 (writes):
				0: Data bytes 4-7 unchanged.
				1: Transfer data bytes 4-7 (CANIFnDB1 and CANIFnDB2) to message object.
				When wRNRD=0 (reads):
				0: Data bytes 4-7 unchanged.
				1: Transfer data bytes 4-7 in message object to CANIFnDB1 and CANIFnDB2 .

Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028

Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x028 Type RO, reset 0x0000.FFFF

Type RO,	, reset 0x	0000.FFI	FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1 1		г <u>г</u> г 1		1	rese	rved	r	r	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I					1	М	I Isk I		I	1		1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO			compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		Msk		R/W		0xFF	Identi	fier Masl	ĸ						
					•	•		r bit (ID) e filtering		nessage	object c	annot				

1: The corresponding identifier bit (ID) is used for acceptance filtering.

November 30, 2007

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the CANIFnMSK1 register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x02C Type RO, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			г т				1	rese	rved			1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MXtd	MDir	reserved				•		· ·	Msk						'
Туре	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1
					-		_ /	_								
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	16		reserved		RO	0)x0000	Softw	are shou	ld not re	ely on th	e value (of a rese	erved bit	. To prov	vide
									atibility w						ed bit sh	ould be
								prese	rved acro	oss a re	ad-modi	ty-write	operatio	n.		
15	5		MXtd		R/W		0x1	Mask	Extende	d Identi	fier					
								0: The	extend	ed ident	ifier bit (xtd in th	ne CAN	FnARB	2 registe	r) has
									ect on th						Ũ	,
								1: The	extend	ed ident	ifier bit 2	td is us	ed for a	cceptan	ce filterir	ng.
	_															
14	1		MDir		R/W		0x1	Mask	Messag	e Directi	on					
									e messa				ne CANI	FnARB	2 registe	r) has
								no eff	ect for a	cceptan	ce filterir	ng.				
								1: The	e messa	ge direct	tion bit I	ir is us	ed for a	cceptan	ce filterir	ng.
13	3		reserved		RO		0x1	Softw	are shou	ld not re	elv on th	e value (of a rese	erved bit	. To prov	vide
	-							compa	atibility w	ith futur/	e produ	cts, the v	alue of	a reserv	•	
								prese	rved acr	oss a re	ad-modi	fy-write	operatio	n.		
12:	:0		Msk		R/W		0xFF	Identi	fier Masł	K						
								0 [.] The	e corresp	ondina	identifie	r bit (ID)	in the m	lessage	object c	annot
									the mat	•		• • •			55,0000	

1: The corresponding identifier bit (ID) is used for acceptance filtering.

Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x030 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			•	rese	rved	1		1	· · ·		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	r r		1			T	ſ	T	1 I		Т	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	l	Reset	Descr	iption							
31:	16		reserved	I	RO	C	x0000	compa	atibility v	with futur	e produ	cts, the		a reserv	t. To prov ved bit sł	vide hould be
15	:0		ID		R/W		0x00	Messa	age Ider	ntifier						
															RB2 regi d Frame	

create the message identifier. ID[28:0] is the Extended Frame and ID[28:18] is the Standard Frame.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x034 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					<u></u>			1	i erved	1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11 I I	10	9	8	7	6 ID	5	4	3	2	1	0
Туре	MsgVal R/W	Xtd R/W	Dir R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ïeld		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	comp	are shou atibility v rved acr	vith futur	e produ	cts, the	value of	a reserv	•	
1	5		MsgVal		R/W		0x0	Mess	age Valio	b						
								0: The	e messa	ge objec	t is igno	red by th	ne mess	age han	dler.	
									e messa age han			-		e consid	lered by	the
								initiali The are m fields	used me zation a isgVal t odified c in the C FnARB2	nd before bit must a br if the r	e clearir also be nessage RBn reg	ng the Ir cleared l e object i gisters, t	hit bit ir before a s no lon he Xtd a	n the CA ny of the ger requ and Dir	NCTL re followir ired: the bits in the	egister. ng bits ID bit ne
14	4		Xtd		R/W		0x0	Exten	ded Ider	ntifier						
								0: The	e 11-bit S	Standard	l Identifi	er will be	e used fo	or this m	essage (object.
								1: The	e 29-bit I	Extended	d Identifi	ier will b	e used fo	or this m	essage	object.
1;	3		Dir		R/W		0x0	Mess	age Dire	ction						
								messa	ceive. O age obje ning iden	ct is trar	nsmitted	. On rec	eption of	f a Data	Frame v	vith
								as a D	nsmit. C Data Fra fier, TxR	me. On i	receptio	n of a Re	emote F	rame wit	h match	ing
12	:0		ID		R/W		0x0	Mess	age Iden	tifier						
						1 0x0 W/ I i			with the fier. ID[2 e.				•			•

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x038 Type RO, reset 0x0000.0000

.,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB		reserved			DL	.C	
Type Reset	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0							
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16	r	eserved	l	RO	0	x0000				ely on the				•	
									-		re produc ad-modif				ed bit sh	ould be
1	5		NewDat		R/W		0x0	New E	Data							
											een writte e handler					•
											ler or the je object.	CPU ha	as writte	n new da	ata into t	he data
14	4		MsgLst		R/W		0x0	Messa	age Lost							
								0 : No CPU.	messag	je was l	ost since	the last	time thi	s bit was	s reset b	y the
											ler storec CPU has		0		is object	when
											or messag r set to 0			he Dir H	oit in the	
1;	3		IntPnd		R/W		0x0	Interru	ipt Pend	ing						
								0: This	s messa	ge obje	ct is not tl	he sour	ce of an	interrup	t.	
								identif	ier in the age obje	CANI	ct is the s nterrupt re is not a	(CANIN	IT) regis	ter will p	oint to th	nis
1:	2		UMask		R/W		0x0	Use A	cceptan	ce Masl	ĸ					
								0: Ma	sk ignore	ed.						
								1: Use	e mask (Msk, MX	td, and I	MDir)fo	or accep	tance filt	ering.	

Bit/Field	Name	Туре	Reset	Description
11	TxIE	R/W	0x0	Transmit Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful transmission of a frame.
10	RxIE	R/W	0x0	Receive Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful reception of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful reception of a frame.
9	RmtEn	R/W	0x0	Remote Enable
				0: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is left unchanged.
				1: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is set.
8	TxRqst	R/W	0x0	Transmit Request
				0: This message object is not waiting for transmission.
				1: The transmission of this message object is requested and is not yet done.
7	EoB	R/W	0x0	End of Buffer
				0: Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.
				1: Single message object or last message object of a FIFO Buffer.
				This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set to 1.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	DLC	R/W	0x0	Data Length Code
				Value Description
				0x0-0x8 Specifies the number of bytes in the Data Frame.
				0x9-0xF Defaults to a Data Frame with 8 bytes.
				The DLC bit in the CANIFnMCTL register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message

it writes ${\tt DLC}$ to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040 Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044 Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048 Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN Data Frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x03C Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved				1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				I	Da	i ata I	I	I	•	1 1	1	1	•
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16						×0000	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		Data		R/W		0x00	00 Data								
							The CANIFnDA1 registers contain data bytes 1 and 0; CA									nDA2

The **CANIFnDA1** registers contain data bytes 1 and 0; **CANIFnDA2** data bytes 3 and 2; **CANIFnDB1** data bytes 5 and 4; and **CANIFnDB2** data bytes 7 and 6.

Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100

Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TxRqst bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TxRqst bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Remote Frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TxRqst bit of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TxRqst bit of the second 16 message objects.

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x100 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1			· ·		1	rese	rved		I	I		I	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
TxRqst														1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/Field Name Type Reset Description																			
31:	16		reserved		RO	C	0x0000	compa	atibility v	vith futur	re produ	e value of cts, the value of the second s	alue of	a reserv	•	ovide should be			
15	:0		TxRqst		RO		0x00	Trans	mission	Reques	t Bits								
(of all messa											(of all message objects)								
								0: The message object is not waiting for transmission.											
								1. The	tranem	ission of	f tha ma	ام ممدعع	niact is r	onuosta	i hac he	e not vot			

1: The transmission of the message object is requested and is not yet done.

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120

Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NewDat bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NewDat bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Data Frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NewDat bit of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NewDat bit of the second 16 message objects.

CAN New Data 1 (CANNWDA1) CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x120 Type RO, reset 0x0000.0000

туре КО																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	I erved			· · · · ·		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	16		reserved		RO	0	x0000	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		NewDat		RO		0x00	New [Data Bits	5						
								(of all	messag	e object	s)					
0: No new data has been written into the data portion of this mes												essage				

object by the message handler since the last time this flag was cleared by the CPU.

1: The message handler or the CPU has written new data into the data portion of this message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the IntPnd bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The IntPnd bit of a specific message object can be changed through two sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the CAN Interrupt (CANINT) register.

The **CANMSG1INT** register contains the IntPnd bit of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the IntPnd bit of the second 16 message objects.

Offset 0x	yffset 0x140 ype RO, reset 0x0000.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
nooor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Type RO															
													RO 0			
Reset	0	0	0	U	U	0	0	0	Ū	0	0	Ū	U	U	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16	r	eserved		RO	0	x0000	compa	atibility w	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		IntPnd		RO		0x00	Interru	upt Pend	ling Bits						
								(of all	messag	e object	s)					
								0: This	s messa	ge objec	ct is not	the sour	ce of an	interrup	t.	

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x140 Type R0_reset 0x0000.0000

1: This message object is the source of an interrupt.

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160

Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MsgVal bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message value of a specific message object can be changed with the **CAN IFn Message Control (CANIFnMCTL)** register.

The **CANMSG1VAL** register contains the MsgVal bit of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MsgVal bit of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x160 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1				1	rese	erved			•		1		•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		T T T T T T T T T T T T T T T T T T T															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/F	ield		Name		Туре	F	Reset	Descr	iption								
31:	16		reserved		RO	03	x0000	compa	atibility v	vith futur	e produ		alue of	a reserv	. To prov ed bit sh		
15	:0		MsgVal		RO		0x00	Message Valid Bits									
								(of all message objects)									
								0: This message object is not configured and is ignored by the mes									

0: This message object is not configured and is ignored by the message handler.

1: This message object is configured and should be considered by the message handler.

16 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S2620 controller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

16.1 Block Diagram




Figure 16-1. Analog Comparator Module Block Diagram


16.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 16-2 on page 416, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 16-1. Comparator 0 Operating Modes

ACCNTL0	Com	Comparator 0											
ASRCP	VIN-	VIN+	Output	Interrupt									
00	C0-	C0+	C0o	yes									
01	C0-	C0+	C0o	yes									
10	C0-	Vref	C0o	yes									
11	C0-	reserved	C0o	yes									

Table 16-2. Comparator 1 Operating Modes

ACCNTL1	Com	parator 1		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C1-	C1o/C1+ ^a	C1o/C1+	yes
01	C1-	C0+	C1o/C1+	yes
10	C1-	Vref	C1o/C1+	yes
11	C1-	reserved	C1o/C1+	yes

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

ACCNTL2	Com	parator 2		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C2-	C2o/C2+ ^a	C2o/C2+	yes
01	C2-	C0+	C2o/C2+	yes
10	C2-	Vref	C2o/C2+	yes
11	C2-	reserved	C2o/C2+	yes

Table 16-3. Comparator 2 Operating Modes

a. C2o and C2+ signals share a single pin and may only be used as one or the other.

16.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 16-3 on page 417. This is controlled by a single configuration register (**ACREFCTL**). Table 16-4 on page 417 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 16-3. Comparator Internal Reference Structure




Table 16-4. Internal Reference Voltage and ACREFCTL Field Values

	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

ACREFCTL R	egister	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=1	RNG=0	Total resistance in ladder is 32 R.
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$
		$V_{REF} = 0.825 + 0.103$ VREF
		The range of internal reference in this mode is 0.825-2.37 V.
	RNG=1	Total resistance in ladder is 24 R.
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$
		$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$
		V_{REF} = 0.1375 x V_{REF}
		The range of internal reference for this mode is 0.0-2.0625 V.

16.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with co- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

16.4 Register Map

Table 16-5 on page 419 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	420
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	421
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	422
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	423
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	424
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	425
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	424
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	425
0x60	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	424
0x64	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	425

Table 16-5. Analog Comparators Register Map

16.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x00 Type R/W1C, reset 0x0000.0000

11	-,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1		1 1 1		1 1	rese	rved			· · ·		I	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		r	1 1		і і І		reserved					· · ·		IN2	IN1	IN0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi 31: 2	3		Name reserved IN2		Type Reset RO 0x00			compa presei	are shou atibility w ved acro	vith futur oss a rea	e produ ad-modi	e value c cts, the v fy-write c ot Status	alue of a peration	a reserv	•			
1					R/W1C		0	Gives the masked interrupt state of this interrupt. Write 1 to this bit t clear the pending interrupt. Comparator 1 Masked Interrupt Status										
I		IN1 R/W1C 0					U	Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.										
0			IN0		R/W1C		0	Comp	arator 0	Masked	Interrup	ot Status						
								Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.										

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		· ·		reserved							IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	ption							
31:	31:3 reserved				RO		0x00	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of operation	a reserv	•	
2			IN2		RO		0	Comp	arator 2	Interrup	t Status					
								When 2.	set, indi	cates tha	at an inte	errupt ha	is been g	enerate	d by com	nparator
1			IN1		RO		0	Comp	arator 1	Interrup	t Status					
								When 1.	set, indi	cates tha	at an inte	errupt ha	is been g	enerate	d by com	nparator
0			IN0		RO		0	Comp	arator 0	Interrup	t Status					
								When 0.	set, indi	cates tha	at an inte	errupt ha	is been g	enerate	d by com	nparator

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.

Analog	Comparator	Interrupt Enable	(ACINTEN)
--------	------------	------------------	-----------

Base 0x4003.C000 Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			r r I		1	rese	rved	1 1		1	1 I	1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			1 I 1		reserved			1		•	1	IN2	IN1	INO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:3 reserved			RO		0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operation	a reserv	•		
2			IN2		R/W		0	Comp	arator 2	Interrup	t Enable	9				
								When	set, ena	ables the	controll	er interr	upt from	the com	parator	2 output
1			IN1		R/W		0	Comp	arator 1	Interrup	t Enable	9				
								When	set, ena	bles the	controll	er interru	upt from t	he com	parator 1	output.
0			IN0		R/W		0	Comp	arator 0	Interrup	t Enable	9				
								When	set, ena	bles the	controll	er interru	upt from t	he com	parator () output.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

yperov	, 10301 0/	0000.00	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	1	г г		1	rese	rved			1		1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			rese	erved			EN	RNG		rese	rved			VF	REF	1	
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре	I	Reset	Descr	iption								
31:	10		reserved	1	RO		0x00	Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•			
9	1		EN		R/W		0	Resist	tor Ladd	er Enab	le						
								resisto	•	r is unpo		ne resiste If 1, the i		•		-	
												e interna nd progr			umes th	e least	
8	l		RNG		R/W		0	Resist	tor Ladd	er Rang	е						
								laddei		otal resis		e of the f 32 R. If					
7:	4	reserved			RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
3:	0		VREF		R/W		0x00	Resist	tor Ladd	er Volta	ge Ref						
								an an the inf	alog mu ternal re	tiplexer. ference	The vol voltage	resistor ltage cor available	respond e for con	ling to th	e tap po . See Ta	sition is	

16-4 on page 417 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)	
--------------------------------------	--

Base 0x4003.C000 Offset 0x20

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		г г		1	rese	rved			1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		г г 1		res	erved	1			Î	1		OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:			Name		Type RO		Reset 0x00	comp prese	are shou atibility v rved acr	vith futur oss a rea	e produ ad-mod	ie value o icts, the v ify-write o	value of	a reserv	•	
1			OVAL		RO		0	Comp	arator C	output Va	lue					
								The O	VAL bit :	specifies	the cu	rent outp	out value	e of the o	compara	ator.
0			reserved		RO		0	comp	atibility v	vith futur	e produ	e value o cts, the v ify-write o	value of	a reserv	•	

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4 Offset 0x2 Type R/W	24		000.00	000	(,											
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1 1				1	rese	rved						1	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		reserved			AS	RCP		rese	rved		ISLVAL	ISI	EN	CINV	reserved
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Bit/F	ield			Name		Туре		Reset	Descri	iption							
31:	11			reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value o icts, the v ify-write o	alue of	a reserv		
10:9				ASRCP		R/W		0x00	Analo	g Source	e Positiv	е					
											•		ource of i ings for tl	•	•		terminal
									Value	Functio	on						
									0x0	Pin va	lue						
									0x1	Pin va	lue of CC)+					
									0x2	Interna	al voltage	e refere	nce				
									0x3	Reserv	/ed						
8:	5			reserved		RO		0	compa	atibility v	vith futur	e produ	ne value o licts, the v ify-write o	alue of	a reserv	•	
4				ISLVAL		R/W		0	Interru	ipt Sens	e Level '	Value					
									an inte compa	errupt if i arator ou	in Level :	Sense ı .ow. Otł	sense va mode. If (nerwise, a), an inte	errupt is	generat	ed if the

Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

17 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of two PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

The Stellaris[®] PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver.

17.1 Block Diagram

Figure 17-1 on page 427 provides a block diagram of a Stellaris[®] PWM module. The LM3S2620 controller contains two generator blocks (PWM0 and PWM1) and generates four independent PWM signals or two paired PWM signals with dead-band delays inserted.




Figure 17-1. PWM Module Block Diagram

17.2 Functional Description

17.2.1 PWM Timer

The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode

is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

17.2.2 **PWM** Comparators

There are two comparators in each PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 17-2 on page 428 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 17-3 on page 429 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.




Figure 17-2. PWM Count-Down Mode




Figure 17-3. PWM Count-Up/Down Mode

17.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 17-4 on page 429 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.




Figure 17-4. PWM Generation Example In Count-Up/Down Mode

In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A

changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

17.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 17-5 on page 430 shows the effect of the dead-band generator on an input PWM signal.




Figure 17-5. PWM Dead-Band Generator

17.2.5 Interrupt Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. The selection of events allows the interrupt to occur at a specific position within the PWM signal. Note that interrupts are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

17.2.6 Synchronization Methods

There is a global reset capability that can synchronously reset any or all of the counters in the PWM generators. If multiple PWM generators are configured with the same counter load value, this can be used to guarantee that they also have the same count value (this does imply that the PWM generators must be configured before they are synchronized). With this, more than two PWM signals can be produced with a known relationship between the edges of those signals since the counters always have the same values.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match

values can be individually configured in each PWM generator block. It typically makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, though this is not required in order for this mechanism to function properly.

17.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

17.2.8 Output Control Block

With each PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

17.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 4. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 5. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.

- 6. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 9. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- **10.** Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

17.4 Register Map

Table 17-1 on page 432 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000.

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	434
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	435
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	436
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	437
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	438
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	439
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	440
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	441
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	442
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	443
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt Enable	445
0x048	PWM0RIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	447
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	448
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	449
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	450

Table 17-1. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	451
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	452
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	453
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	456
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	459
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	460
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	461
0x080	PWM1CTL	R/W	0x0000.0000	PWM1 Control	443
0x084	PWM1INTEN	R/W	0x0000.0000	PWM1 Interrupt Enable	445
0x088	PWM1RIS	RO	0x0000.0000	PWM1 Raw Interrupt Status	447
0x08C	PWM1ISC	R/W1C	0x0000.0000	PWM1 Interrupt Status and Clear	448
0x090	PWM1LOAD	R/W	0x0000.0000	PWM1 Load	449
0x094	PWM1COUNT	RO	0x0000.0000	PWM1 Counter	450
0x098	PWM1CMPA	R/W	0x0000.0000	PWM1 Compare A	451
0x09C	PWM1CMPB	R/W	0x0000.0000	PWM1 Compare B	452
0x0A0	PWM1GENA	R/W	0x0000.0000	PWM1 Generator A Control	453
0x0A4	PWM1GENB	R/W	0x0000.0000	PWM1 Generator B Control	456
0x0A8	PWM1DBCTL	R/W	0x0000.0000	PWM1 Dead-Band Control	459
0x0AC	PWM1DBRISE	R/W	0x0000.0000	PWM1 Dead-Band Rising-Edge Delay	460
0x0B0	PWM1DBFALL	R/W	0x0000.0000	PWM1 Dead-Band Falling-Edge-Delay	461

17.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

Base 0x4 Offset 0x Type R/W	002.800 000	0	00	, , ,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved	1		1	1		1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	U	U	U	U	0	U	U	U	U	U	U	U	0	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•				rese	erved	, ,				1		GlobalSync1	GlobalSync0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Reser	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:2		reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the		a reserv	. To prov ved bit sh	
1		G	obalSyn	c1	R/W		0	Updat	te PWM	Generat	or 1					
								Same	as Glo	balSyn	c0 but fo	or PWM	generate	or 1.		
0)	GI	obalSyn	c0	R/W		0	Updat	te PWM	Generat	or 0					
								regist	er in PW	/M gene	rator 0 to	be app	lied the	next tim	compara le the cally clea	

PWM Master Control (PWMCTL)

corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.

Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000 Offset 0x004 Type R/W, reset 0x0000.0000

25 16 31 30 29 28 27 26 24 23 22 21 20 17 19 18 reserved Туре RO 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 7 6 5 3 2 0 8 4 1 Sync1 Sync0 reserved Туре RO R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 0x00 Software should not rely on the value of a reserved bit. To provide 31:2 reserved RO compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 Sync1 R/W 0 Reset Generator 1 Counter Performs a reset of the PWM generator 1 counter. R/W 0 Sync0 0 Reset Generator 0 Counter Performs a reset of the PWM generator 0 counter.

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008

Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							'	rese	rved			•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved					•	PWM3En	PWM2En	PWM1En	PWM0En
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:4	I	reserved RO PWM3En R/W					compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operation	a reserv	•	
3		F	PWM3En	ı	R/W		0	PWM	3 Output	Enable						
								When pin.	set, allo	ws the g	enerated	PWM3	signal to	be pass	ed to the	e device
2		F	PWM2En	ı	R/W		0	PWM2	2 Output	Enable						
								When pin.	set, allo	ws the g	enerated	PWM2	signal to	be pass	ed to the	e device
1		F	PWM1En	ı	R/W		0	PWM	1 Output	Enable						
								When pin.	set, allo	ws the g	enerated	PWM1	signal to	be pass	ed to the	e device
0		F	PWM0En	ı	R/W		0	PWM	0 Output	Enable						
								When pin.	set, allo	ws the g	enerated	PWM0	signal to	be pass	ed to the	e device

Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000 Offset 0x00C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	reser	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14		12	11				7							
[15	14	13	12	r	10	9 erved	8	/	6	5	4	3 DW/M3Ipy/	2 PWM2Inv	1 PW/M11py	0 PW/M0Ipy/
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descri	ption							
31:	4		reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of a operation	a reserv	•	
3			PWM3Inv	,	R/W		0	Invert	PWM3	Signal						
								When	set, the	generat	ed PWN	13 signa	ıl is inver	ted.		
2			PWM2Inv	,	R/W		0	Invert	PWM2	Signal						
								When	set, the	generat	ed PWN	12 signa	ıl is inver	ted.		
1			PWM1Inv	/	R/W		0	Invert	PWM1	Signal						
								When	set, the	generat	ed PWN	11 signa	ıl is inver	ted.		
0			PWM0Inv	/	R/W		0	Invert	PWM0	Signal						
								When	set, the	generat	ed PWN	10 signa	ıl is inver	ted.		

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault input and debug events are considered fault conditions. On a fault condition, each PWM signal can either be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control happens before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PWM 0 Base 0x4 Offset 0x Type R/V	002.8000 010)		ULT)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•			res	erved				•		Fault3	Fault2	Fault1	Fault0
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	U	U	0	0	U	0	U	U	0	0	0	0	U	0	0	0
Bit/F	iold		Name		Туре		Reset	Descr	intion							
Divi			Name		турс		110301	Deser	iption							
31	:4	I	Name reserved Fault3		RO		0x00	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of operation	a reserv	•	
3	}		Fault3		R/W		0	PWM	3 Driven	Low on	Fault					
								\//hon	oot tho	D\\/\\/2		ianal ia i	driven Lo		foult oor	dition
								when	sei, ine	F VVIVI3	ouipui s	iynai is i		JW UII a		
2	2		Fault2		R/W		0	PWM2	2 Driven	Low on	Fault					
								When	set, the	PWM2	output s	ignal is (driven Lo	ow on a	fault cor	dition.
											•	0				
1			Fault1		R/W		0	PWM ²	1 Driven	Low on	Fault					
								When	set, the	PWM1	output s	ignal is o	driven Lo	ow on a	fault cor	dition.
C)		Fault0		R/W		0	PWM) Driven	Low on	Fault					
								When	set, the	PWM0	output s	ignal is (driven Lo	ow on a	fault cor	dition.

November 30, 2007

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000 Offset 0x014 Type R/W, reset 0x0000.0000

Type IV/W	, 16561	0,0000.00	000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	reserved						1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		· ·		res	erved		1 1		, ,		1	IntPWM1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	17		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	icts, the v	alue of	a reserv	•	
16	6		IntFault		R/W		0			ot Enable nterrupt o	ccurs w	/hen the f	fault inp	out is ass	serted.	
15:	2		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	icts, the v	alue of	a reserv	•	
1			IntPWM1		R/W		0	PWM1	Interru	upt Enabl	е					
								When an inte	-	nterrupt o	ccurs w	/hen the I	PWM g	enerator	1 block	asserts
0			IntPWM0)	R/W		0	PWM0) Interru	upt Enabl	е					
								When an inte		nterrupt o	ccurs w	/hen the I	PWM g	enerator	0 block	asserts

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 441). The PWM generator interrupts simply reflect the status of the PWM generators; they are cleared via the interrupt status register in the PWM generator blocks. Bits set to 1 indicate the events that are active; a zero bit indicates that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000

Offset 0x018 Type RO, reset 0x0000.0000

.,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	reserved		1		I		1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1				res	erved		1		1		1	IntPWM1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:			Name reserved		Type RO		Reset 0x00	Descri		ild not re	elv on th	e value (of a rese	erved bit	. To prov	ide
01.							UNUU	compa	tibility v		e produ	cts, the v	alue of	a reserv	ed bit sh	
16	6		IntFault		RO		0	Fault I	nterrupt	Asserte	d					
								Indicat	es that	the fault	input ha	as been	asserte	d.		
15	:2		reserved		RO		0x00	compa	tibility v		e produ	cts, the v	alue of	a reserv	. To prov red bit sh	
1		I	IntPWM1		RO		0	PWM1	Interru	pt Asser	ted					
								Indicat	oo that		1 0000	otor 1 bl	ook io -	o o ortin -	ito interr	t
								maicat	es mat	uie Pwi	vi gener		UCK IS as	sserting	its interr	սրւ.
0		I	IntPWM0		RO		0	PWM0	Interru	pt Asser	ted					
								Indicat	es that	the PWI	A gener	ator 0 bl	ock is as	sserting	its interr	upt.

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the individual PWM generator blocks. A bit set to 1 indicates that the corresponding generator block is asserting an interrupt. The individual interrupt status registers in each block must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	reserved								IntFault
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0
Reset	0	0	0	0	0	0	0	U	0	U	U	U	U	0	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1			rese	erved						'	IntPWM1	IntPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	0	0	0	0	U	U	U	0	U	U	U	0	0
	- 1-1		N 1		T		Deset	Deser								
Bit/Fi	eld		Name		Туре		Reset	Descri	ption							
31:1	17		reserved		RO		0x00	Softwa	ire shou	ıld not re	ly on the	e value o	of a rese	rved bit.	. To prov	ide
								•		vith futur	•				ed bit sh	ould be
								preser	ved acr	oss a rea	ad-modi	ty-write o	operation	٦.		
16	6		IntFault		R/W1C		0	Fault I	nterrupt	Asserte	d					
								Indicat	es if the	e fault ing	out is as	serting a	an interru	.tau		
												J		. F		
15:	2		reserved		RO		0x00			Id not re					•	
								•		vith future oss a rea	•				ed bit sh	ouid be
								p				.,				
1		I	ntPWM1		RO		0	PWM1	Interru	pt Status	;					
								Indicat	es if the	e PWM g	enerato	r 1 block	is asse	rting an	interrup	t.
0			ntPWM0		RO		0	PWM0	Interru	pt Status						
0					110		U			•						
								Indicat	es if the	e PWM g	enerato	r 0 block	is asse	rting an	Interrup	t.

PWM Status (PWMSTATUS)

Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the Fault input signal.

Base 0x4002.8000 Offset 0x020 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 15 14 13 12 11 9 8 7 6 5 4 3 2 1 0 Fault reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:1 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 Fault RO 0 Fault Interrupt Status When set to 1, indicates the fault input is asserted.

November 30, 2007

Register 10: PWM0 Control (PWM0CTL), offset 0x040

Register 11: PWM1 Control (PWM1CTL), offset 0x080

These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs, and the PWM1 block produces the PWM2 and PWM3 outputs.

PWM0 Base 0x4 Offset 0x Type RO	002.8000 040)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved			1	. 1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	ved					CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:6	r	reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of a	a reserv	•	
5	5	С	mpBUp	d	R/W		0	Comp	arator B	Update	Mode					
								Same	as Cmpl	AUpd bu	t for the	compara	ator B re	gister.		
4	ŀ	С	mpAUp	b	R/W		0	Comp	arator A	Update	Mode					
		CmpBUpd R/W						regist If 1, u is 0 at	Ipdate m er are re pdates to fter a syr er Contro	flected t the reg ichronou	o the co gister are us updat	mparato e delaye e has be	r the nex d until th een requ	t time the next ti e next ti ested th	ne count	er is 0. counter
3	3	L	oadUpd		R/W		0	Load	Register	Update	Mode					
								reflec the re synch	Ipdate m ted to the gister are ronous t ol (PWN	e counte e delaye ipdate h	er the ne ed until tl as been	xt time ti he next t	he count time the	er is 0. I counter	f 1, upda is 0 afte	ates to r a
2	2		Debug		R/W		0	Debu	g Mode							
								runnir	ehavior ng when r in Debu	it next re	eaches (), and co	ontinues	running		•

Bit/Field	Name	Туре	Reset	Description
1	Mode	R/W	0	Counter Mode
				The mode for the counter. If 0, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). If 1, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	Enable	R/W	0	PWM Block Enable
				Master enable for the PWM generation block. If 0, the entire block is disabled and not clocked. If 1, the block is enabled and produces PWM

signals.

Register 12: PWM0 Interrupt Enable (PWM0INTEN), offset 0x044 Register 13: PWM1 Interrupt Enable (PWM1INTEN), offset 0x084

These registers control the interrupt generation capabilities of the PWM generators (**PWM0INTEN** controls the PWM generator 0 block, and so on). The events that can cause an interrupt are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt.

PWM0 Interrupt Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044 Type RO, reset 0x0000.0000

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved		•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]		Ì	î î		reser	ved	Î	1 1		1	IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	U	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descri	iption							
31:	6		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
5		h	ntCmpBE)	R/W		0	Interru	pt for C	ounter=	Compara	ator B D	own			
									-	•		en the co ing dowi		atches th	ne comp	arator B
4		h	ntCmpBL	J	R/W		0	Interru	pt for C	ounter=	Compara	ator B U	р			
									-	•	ccurs wh is count	en the co ing up.	ounter m	atches th	ne comp	arator B
3		h	ntCmpAE)	R/W		0	Interru	pt for C	ounter=	Compara	ator A D	own			
									-	•		en the co ing dowi		atches th	ne comp	arator A
2		h	ntCmpAL	J	R/W		0	Interru	pt for C	ounter=	Compara	ator A U	р			
									-	•	ccurs wh is count	en the co ing up.	ounter m	atches th	ne comp	arator A

Bit/Field	Name	Туре	Reset	Description
1	IntCntLoad	R/W	0	Interrupt for Counter=Load
				When 1, an interrupt occurs when the counter matches the PWMnLOAD register.
0	IntCntZero	R/W	0	Interrupt for Counter=0
				When 1, an interrupt occurs when the counter is 0.

Register 14: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 Register 15: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (**PWM0RIS** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

Base 0x4002.8000 Offset 0x048 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved		'	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved					IntCmpBD	IntCmpBL	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:	6	r	reserved		RO		0x00	Softw	are shou	ld not r	ely on th	e value	of a rese	rved bit	. To prov	ride
									atibility w						ed bit sh	ould be
								prese	rved acro	oss a re	ad-modi	ty-write	operatio	n.		
5		Ir	ntCmpBE)	RO		0	Comp	arator B	Down	nterrupt	Status				
								Indica	tes that t	the cou	nter has	matche	d the cor	nparato	r B value	while
								counti	ing down	-						
4		Ir	ntCmpBL	J	RO		0	Comp	arator B	Up Inte	errupt Sta	atus				
									ites that i ing up.	the cou	nter has	matche	d the cor	nparato	r B value	e while
3		Ir	ntCmpAE)	RO		0	Comp	arator A	Down	nterrupt	Status				
								Indica	tes that t	the cou	nter has	matche	d the cor	nparato	r A value	while
									ing down							
2		Ir	ntCmpAL	J	RO		0	Comp	arator A	Up Inte	errupt Sta	atus				
									ites that f ing up.	the cou	nter has	matche	d the cor	nparato	r A value	e while
1		In	ntCntLoa	d	RO		0	Count	er=Load	Interru	pt Status	6				
								Indica	tes that t	the cou	nter has	matche	d the PV	/MnLOA	D regist	ter.
0		Ir	ntCntZer	c	RO		0	Count	er=0 Inte	errupt S	tatus					
								Indica	tes that t	the cou	nter has	matche	d 0.			

Register 16: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C Register 17: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C

These registers provide the current set of interrupt sources that are asserted to the controller (PWM0ISC controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C Type RO, reset 0x0000.0000


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	erved		•	l		•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser				I			•	· ·	IntCmpAU		IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	6		reserved		RO		0x00	comp	atibility w	ith futu	ely on the re produc ad-modi	cts, the	value of	a reserv	•	
5		IntCmpBD R/W1C 0 Comparator B Down Interrupt														
	Indicates that the counter counting down.										nter has	matcheo	d the coi	mparato	r B value	e while
4		h	ntCmpBL	J	R/W1C	;	0	Comp	arator B	Up Inte	errupt					
									ites that i ing up.	the cou	nter has	matche	d the co	mparato	r B value	e while
3		h	ntCmpAE)	R/W1C	;	0	Comp	arator A	Down l	nterrupt					
									ites that i ing down		nter has	matcheo	d the co	mparato	r A value	e while
2		h	ntCmpAL	J	R/W1C	;	0	Comp	arator A	Up Inte	errupt					
		Indicates that the cour counting up.										matcheo	d the co	mparato	r A value	e while
1		Ir	ntCntLoa	d	R/W1C	;	0	Count	ter=Load	Interru	pt					
								Indica	ites that	the cou	nter has	matcheo	d the PV	VMnLOA	D regis	ter.
0		h	ntCntZer	D	R/W1C	;	0	Count	ter=0 Inte	errupt						
								Indica	ites that	the cou	nter has	matche	d 0.			


Register 18: PWM0 Load (PWM0LOAD), offset 0x050

Register 19: PWM1 Load (PWM1LOAD), offset 0x090

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero. If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 434). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)





Register 20: PWM0 Counter (PWM0COUNT), offset 0x054

Register 21: PWM1 Counter (PWM1COUNT), offset 0x094

These registers contain the current value of the PWM counter (**PWM0COUNT** is the value of the PWM generator 0 block, and so on). When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 453 and page 456) or drive an interrupt (via the **PWMnINTEN** register, see page 445). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000

Offset 0x054 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	T	1	r 1		Ì	Co	ount		Ì	1		Ĩ	I	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	31:16 reserved RO 0x00 Software should compatibility with preserved acros							vith futur	e produ	cts, the v	alue of	a reserv	•			
15	:0		Count		RO		0x00	Count	ter Value	•						
								The c	urrent va	alue of th	ne count	er.				

Register 22: PWM0 Compare A (PWM0CMPA), offset 0x058

Register 23: PWM1 Compare A (PWM1CMPA), offset 0x098

These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 449), then no pulse is ever output.

If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), then this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 434). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

Type RO	, reset 0x	0000.000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	T		T		T	rese	erved		1					1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				•	Cor	npA							•
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	16	l	reserved	ł	RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
15	:0		CompA		R/W		0x00	Comp	arator A	Value						
								The v	alue to b	e comp	ared aga	ainst the	counter.			

PWM0 Compare A (PWM0CMPA)

Base 0x4002.8000 Offset 0x058

Register 24: PWM0 Compare B (PWM0CMPB), offset 0x05C

Register 25: PWM1 Compare B (PWM1CMPB), offset 0x09C

These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, then no pulse is ever output.

IF the comparator B update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), then this 16-bit CompB value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 434). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

Type RO,	reset 0x	0000.000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1		T		1	rese	erved		1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I		I		1	Cor	mpB			I	1	1	I	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
									ription							
31:16		I	reserved	ł	RO		0x00	comp	are shou atibility w rved acro	vith futur	e produ	cts, the v	value of	a reserv	•	
15	:0		CompB		R/W		0x00	Comp	parator B	Value						
								The v	alue to b	e comp	ared aga	ainst the	counter			

PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000

Offset 0x05C Type RO, reset 0x0000.0000

Register 26: PWM0 Generator A Control (PWM0GENA), offset 0x060

Register 27: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

These registers control the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the **PWM0A** signal; **PWM1GENA**, the **PWM1A** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

PWM0 Generator A Control (PWM0GENA)

Base 0x4002.8000 Offset 0x060 Type RO, reset 0x0000.0000

туре кО,	reset ux	0000.000	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		 			rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved		ActCn	npBD	ActCr	npBU	ActCr	npAD	ActCr	npAU	Actl	l ₋oad	Actz	lero
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	12	I	reserved		RO	(00x0	compa	are shou atibility w rved acro	ith futur	e produo	cts, the v	alue of	a reserve	•	
11:	10	A	ctCmpBl	D	R/W		0x0	Action	for Con	nparator	B Dowr	ı				
									ction to bing down		when th	ne count	er matcl	nes com	parator I	3 while

The table below defines the effect of the event on the output signal.

Value Description

- 0x0 Do nothing.
- 0x1 Invert the output signal.
- 0x2 Set the output signal to 0.
- 0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 443) is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0
				The action to be taken when the counter is zero.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 28: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 29: PWM1 Generator B Control (PWM1GENB), offset 0x0A4

These registers control the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the **PWM0B** signal; **PWM1GENB**, the **PWM1B** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

Base 0x4 Offset 0x Type RO	064	0 0000.000	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· · ·		1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		resei	rved		ActCn	npBD	ActC	I mpBU	ActC	n mpAD	ActC	T mpAU	Actl	l _oad	Act	I Zero
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descri	iption							
31:	12	r	eserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv	•	
11:	10	Ac	ctCmpBl	C	R/W		0x0	Action	for Cor	nparator	B Dowr	า				
									ction to ng dowi	be taken 1.	i when t	he count	ter matcl	hes com	parator	B while
The table below defines the effect of the event on the output signa											gnal.					
								Value	Descri	ption						
								0x0	Do no	thing.						
								0x1	Invert	the outp	ut signa	I.				

PWM0 Generator B Control (PWM0GENB)

- 0x2 Set the output signal to 0.
- 0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0
				The action to be taken when the counter is 0.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 30: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

Register 31: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 460), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 461). In a similar manner, PWM2 and PWM3 are produced from the PWM1A and PWM1B signals.

PWM0 Dead-Band Control (PWM0DBCTL)

Base 0x4002.8000 Offset 0x068 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 4 3 2 1 0 7 reserved Enable RO R/W Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 31:1 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 Enable R/W 0 **Dead-Band Generator Enable** When set, the dead-band generator inserts dead bands into the output

signals; when clear, it simply passes the PWM signals through.

Register 32: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 33: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWM0DBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay. In a similar manner, PWM2 is generated from PWM1A with its rising edge delayed.


PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Base 0x4 Offset 0x Type RO	06C	-	0	-												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		г <u>г</u> г 1		1	rese	I erved	r	1	1	1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type RO																
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31:	12	I	reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	value of	a reserv	•	
11	:0	F	RiseDela	y	R/W		0	Dead	-Band R	ise Dela	у					
								The n	umber o	f clock t	icks to d	elay the	rising e	dge.		

Register 34: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

Register 35: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay. In a similar manner, PWM3 is generated from PWM1A with its falling edge delayed.



PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000

18 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris[®] quadrature encoder interface (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.


The Stellaris[®] quadrature encoder has the following features:

- Position integrator that tracks the encoder position
- Velocity capture using built-in timer
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

18.1 Block Diagram

Figure 18-1 on page 462 provides a block diagram of a Stellaris[®] QEI module.

Figure 18-1. QEI Block Diagram



18.2 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward, and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SigMode bit of the **QEI Control (QEICTL)** register (see page 467).

When the QEI module is set to use the quadrature phase mode (SigMode bit equals zero), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. Which mode is determined by the ResMode bit of the QEI Control (QEICTL) register.

When ResMode is 0, the positional counter is reset when the index pulse is sensed. This limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEIMAXPOS** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When ResMode is 1, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

The velocity capture has a configurable timer and a count register. It counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEISPEED** register, while the edge count for the current time period is being accumulated in the **QEICOUNT** register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (losing the previous value), the **QEICOUNT** is reset to 0, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 18-2 on page 464 shows how the Stellaris[®] quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).

PhA			1					
PhB								
clk							บบบบ	
clkdiv								
dir								
pos	-1 -1 -1 -1	1 -1 -1 -1	-1 -1	+1 $+1$ $+1$ $+1$ $+1$ $+1$ $+1$	+1 +1	-1 -1 -1 -1 -1 -1	-1 -1 -1 -1	-1 -1 -1 -1 -1

Figure 18-2. Quadrature Encoder and Velocity Predivider Operation

The period of the timer is configurable by specifying the load value for the timer in the **QEILOAD** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is needed to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

rpm = (clock * (2 ^ VelDiv) * Speed * 60) ÷ (Load * ppr * edges)

where:

 ${\tt clock}$ is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the **QEICTL** register (2 for CapMode set to 0 and 4 for CapMode set to 1)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of ÷1 (VelDiv set to 0) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

rpm = (10000 * 1 * 20480 * 60) ÷ (2500 * 2048 * 4) = 600 rpm

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every $\frac{1}{4}$ of a second. Again, the above equation gives:

rpm = (10000 * 1 * 102400 * 60) ÷ (2500 * 2048 * 4) = 3000 rpm

Care must be taken when evaluating this equation since intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the \div 4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation, as well as reducing the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, this is a simple matter of selecting a power of 2 load value. For other encoders, a load value must be selected such that the product is very close to a power of two. For example, a 100 pulse per revolution encoder could use a load value of 82, resulting in 32,800 as the divisor,

which is 0.09% above 2¹⁴; in this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the controller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

18.3 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x0000.0100 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 4. Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. Using a 1000-line encoder at four edges per line, there are 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) since the count is zero-based.
 - Write the **QEICTL** register with the value of 0x0000.0018.
 - Write the **QEIMAXPOS** register with the value of 0x0000.0F9F.
- 5. Enable the quadrature encoder by setting bit 0 of the **QEICTL** register.
- 6. Delay for some time.
- 7. Read the encoder position by reading the **QEIPOS** register value.

18.4 Register Map

Table 18-1 on page 465 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

QEI0: 0x4002.C000

Offset	Name	Туре	Reset	Description	See page
0x000	QEICTL	R/W	0x0000.0000	QEI Control	467
0x004	QEISTAT	RO	0x0000.0000	QEI Status	469
0x008	QEIPOS	R/W	0x0000.0000	QEI Position	470
0x00C	QEIMAXPOS	R/W	0x0000.0000	QEI Maximum Position	471
0x010	QEILOAD	R/W	0x0000.0000	QEI Timer Load	472

Offset	Name	Туре	Reset	Description	See page
0x014	QEITIME	RO	0x0000.0000	QEI Timer	473
0x018	QEICOUNT	RO	0x0000.0000	QEI Velocity Counter	474
0x01C	QEISPEED	RO	0x0000.0000	QEI Velocity	475
0x020	QEIINTEN	R/W	0x0000.0000	QEI Interrupt Enable	476
0x024	QEIRIS	RO	0x0000.0000	QEI Raw Interrupt Status	477
0x028	QEIISC	R/W1C	0x0000.0000	QEI Interrupt Status and Clear	478

18.5 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

QEI0 bas Offset 0x Type R/W	000	02.C000 0x0000.000	0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				· ·				rese	rved							•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved		STALLEN	INVI	INVB	INVA		VelDiv		VelEn	ResMode	·	-	Swap	Enable	
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	Bit/Field		Name			I	Reset	Descr	iption								
31:	31:13		reserved				0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
12	12		STALLEN			R/W 0			Stall QEI								
								When set, the QEI stalls when the microcontroller asserts Halt.									
1'	11		INVI			R/W 0		Invert Index Pulse									
							When set , the input Index Pulse is inverted.										
1(C	INVB			R/W 0			Invert PhB									
								When	set, the	PhB inp	ut is inv	erted.					
9	1	INVA			R/W 0		Invert PhA										
								When set, the PhA input is inverted.									
8:	6	VelDiv			R/W		0x0	Predivide Velocity									
								A predivider of the input quadrature pulses before being applied to the QEICOUNT accumulator. This field can be set to the following values:									
								Value	Predivi	der							
								0x0	÷1								
								0x1	÷2								
								0x2	÷4								
								0x3	÷8								
								0x4	÷16								
								0x5	÷32								
								0x6	÷64								
								0x7	÷128	3							

QEI Control (QEICTL)

Bit/Field	Name	Туре	Reset	Description
5	VelEn	R/W	0	Capture Velocity When set, enables capture of the velocity of the quadrature encoder.
4	ResMode	R/W	0	Reset Mode The Reset mode for the position counter. When 0, the position counter is reset when it reaches the maximum; when 1, the position counter is reset when the index pulse is captured.
3	CapMode	R/W	0	Capture Mode The Capture mode defines the phase edges that are counted in the position. When 0, only the PhA edges are counted; when 1, the PhA and PhB edges are counted, providing twice the positional resolution but half the range.
2	SigMode	R/W	0	Signal Mode When 1, the PhA and PhB signals are clock and direction; when 0, they are quadrature phase signals.
1	Swap	R/W	0	Swap Signals Swaps the PhA and PhB signals.
0	Enable	R/W	0	Enable QEI Enables the quadrature encoder module.

November 30, 2007


Register 2: QEI Status (QEISTAT), offset 0x004

This register provides status about the operation of the QEI module.

QEI Sta QEI0 bas Offset 0xi Type RO	e: 0x400	2.C000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î						rese	rved		1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•					rese	erved			'	•			Direction	Error
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:2	r	reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the v		a reserv	. To prov ed bit sh	
1		[Direction		RO		0		ion of R							
								Indica	ites the o	direction	the enc	oder is r	otating.			
								The D	irecti	on value	es are de	efined as	s follows	:		
								Value	e Descri	ption						
								0	Forwa	rd rotatio	on					
								1	Revers	se rotatio	on					
0	I		Error		RO		0	Error	Detected	t						
											was det at the s			code se	equence	(that is,

Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. Its value is updated by inputs on the QEI phase inputs, and can be set to a specific value by writing to it.



Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C

This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving backward, the position register resets to this value when it decrements from zero.

QEI Maximum Position (QEIMAXPOS)

QEI0 bas Offset 0x Type R/W	00C	2.C000 x0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	I	r r		I	n Max	l (Pos			Ì	1	I	T	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•				Max	(Pos		I	•				'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0		MaxPos		R/W		0x00	Maxin	num Pos	ition Inte	egrator \	/alue				
								Tho m	naximum		f tha na	sition int	ogrator			
								men	алинин	i value 0	i ine pos	SILIONIIIL	eyialoi.			

November 30, 2007

QEI Timer Load (QEILOAD)

Register 5: QEI Timer Load (QEILOAD), offset 0x010


This register contains the load value for the velocity timer. Since this value is loaded into the timer the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 clocks per timer period, this register should contain 1999.

QEI0 bas Offset 0x Type R/W	010		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r I		1	Lo	l ad			1	r I			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•				Lo	ad I			•			•	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0		Load		R/W		0x00	Veloci	ity Timer	Load Va	alue					
								The lo	ad value	e for the	velocity	timer				
								11010			10.00ity					

November 30, 2007

Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when velen in **QEICTL** is 0.



Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018

This register contains the running count of velocity pulses for the current time period. Since this is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register since there is a small window of time between the two reads, during which time either value may have changed). The **QEISPEED** register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when VelEn in **QEICTL** is 0.

QEI Velocity Counter (QEICOUNT)

QEI0 base: 0x4002.C000 Offset 0x018

Type RO, reset 0x0000.0000

JI ,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		1	Co	l ount		1	1	1	1		
									1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	1			1	l Co	Junt		1	I	1			'
									I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
									•							
31	0		Count		RO		0x00	Veloc	ity Pulse	Count						
01			oount		110		0,000	1000	ity i uioc	oount						

The running total of encoder pulses during this velocity timer period.

Register 8: QEI Velocity (QEISPEED), offset 0x01C

This register contains the most recently measured velocity of the quadrature encoder. This corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when VelEn in **QEICTL** is 0.

QEI Ve QEI0 bas Offset 0x0 Type RO,	e: 0x40 01C	02.C000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	т т т		1	Sp	I eed	1	1	1	1 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г г 1		1	Sp	l eed	Î	1	I	т 1	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Desci	iption							
31	:0		Speed		RO		0x00	Veloc	ity							

The measured speed of the quadrature encoder in pulses per period.

Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020

This register contains enables for each of the QEI module's interrupts. An interrupt is asserted to the controller if its corresponding bit in this register is set to 1.

QEI Interrupt Enable (QEIINTEN)

QEI0 base: 0x4002.C000 Offset 0x020 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·		1	rese	rved				· · ·		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	U	0	U	0	0	0	U	0	0	U	U	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved						IntError	IntDir	IntTimer	IntIndex
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Resei	U	0	0	0	0	0	0	0	U	0	0	0	0	U	0	0
Bit/Fi	iold		Name		Tuno		Reset	Descri	ntion							
DIVE	leiu		Name		Туре		Resei	Desch	ριοπ							
31:	4		reserved		RO		0x00				,		of a rese			
								•	,		•	-	alue of a operatior		ed bit sh	ould be
								preser	veu aci	055 8 186	au-moui	ly-write	operation	1.		
3			IntError		R/W		0	Phase	Error Ir	nterrupt E	Enable					
								When	1, an in	terrupt o	ccurs w	hen a pł	nase erro	or is dete	ected.	
					D 444		•	D ' ()			. –					
2			IntDir		R/W		0	Directi	on Chai	nge Inter	rupt En	able				
								When	1, an in	terrupt o	ccurs w	hen the	direction	change	es.	
1			IntTimer		R/W		0	Timer	Expires	Interrup	t Enable	;				
								When	1. an in	terrunt o	coure w	hon tho	velocity t	imor ov	niros	
								vvnen	i, aii iii	tonupt 0	cours w		velocity i		pires.	
0			IntIndex		R/W		0	Index	Pulse D	etected	Interrup	t Enable				
								When	1, an in	terrupt o	ccurs w	hen the	index pu	lse is de	etected.	
										•						

Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (this is set through the **QEIINTEN** register). Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred.

QEI Raw Interrupt Status (QEIRIS)

QEI0 base: 0x4002.C000 Offset 0x024 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			і і		1	rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			· · ·	rese	erved					1	IntError	IntDir	IntTimer	IntIndex
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	0	U	0	0	U	U	0	U	0	0	0	U	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption							
31:	4		reserved		RO		0x00						of a rese		•	
								•			•	-	value of a operation		ed dit sn	ioula be
3			IntError		RO		0	Phase	Error D	etected						
								Indicat	tes that	a phase	error w	as detec	cted.			
2			IntDir		RO		0	Directi	on Char	nge Dete	ected					
								Indica	tes that	the direc	tion ha	s change	ed.			
1			IntTimer		RO		0	Veloci	ty Timer	Expired						
								Indicat	tes that	the velo	city time	er has ex	pired.			
0			IntIndex		RO		0	Index	Pulse A	sserted						
								Indica	tes that	the inde	x pulse	has occ	urred.			

Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred. This is a R/W1C register; writing a 1 to a bit position clears the corresponding interrupt reason.

QEI Interrupt Status and Clear (QEIISC)

QEI0 base: 0x4002.C000


Offset 0x028 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved			1	1		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			· ·	res	erved					•	IntError	IntDir	IntTimer	IntIndex
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Reset	U	U	0	U	0	0	0	0	0	0	0	U	0	0	U	0
Bit/Fi	iold		Name		Туре		Reset	Descri	intion							
Divi			Name		турс		Reset	Deser	puon							
31:	4		reserved		RO		0x00			uld not re					•	
								•		vith futur oss a rea	•	-			ed bit sh	iould be
3			IntError		R/W1C		0	Phase	Error In	nterrupt						
								Indica	tes that	a phase	error w	as detec	ted.			
							•	D : (1)								
2			IntDir		R/W1C		0	Direct	ion Cha	nge Inter	rupt					
								Indica	tes that	the direc	tion has	s change	ed.			
1			IntTimer		R/W1C		0	Veloci	ty Timer	- Expired	Interru	ot				
								Indica	tes that	the velo	city time	er has ex	pired.			
~			la tha da		DAMO		0	la da			-					
0			IntIndex		R/W1C		0	Index	Pulse Ir	iterrupt						
								Indica	tes that	the index	x pulse	has occi	urred.			

19 Pin Diagram

Figure 19-1 on page 479 shows the pin diagram and pin-to-signal-name mapping.

Figure 19-1. Pin Connection Diagram



20 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 20-1 on page 480 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 20-2 on page 484 lists the signals in alphabetical order by signal name.

Table 20-3 on page 488 groups the signals by functionality, except for GPIOs. Table 20-4 on page 491 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	PE7	I/O	TTL	GPIO port E bit 7
	C20	0	TTL	Analog comparator 2 output
2	PE6	I/O	TTL	GPIO port E bit 6
	Clo	0	TTL	Analog comparator 1 output
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	PE5	I/O	TTL	GPIO port E bit 5
	CCP5	I/O	TTL	Capture/Compare/PWM 5
6	PE4	I/O	TTL	GPIO port E bit 4
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
	CANORx	I	TTL	CAN module 0 receive
11	PD1	I/O	TTL	GPIO port D bit 1
	CANOTx	0	TTL	CAN module 0 transmit
12	PD2	I/O	TTL	GPIO port D bit 2
	PWM2	0	TTL	PWM 2
13	PD3	I/O	TTL	GPIO port D bit 3
	PWM3	0	TTL	PWM 3

Table 20-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
15	GND	-	Power	Ground reference for logic and I/O pins.
16	NC	-	-	No connect
17	NC	-	-	No connect
18	PG1	I/O	TTL	GPIO port G bit 1
	PWM1	0	TTL	PWM 1
19	PGO	I/O	TTL	GPIO port G bit 0
	PWM0	0	TTL	PWM 0
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	PC7	I/O	TTL	GPIO port C bit 7
	C2-	I	Analog	Analog comparator 2 negative input
23	PC6	I/O	TTL	GPIO port C bit 6
	C2+	I	Analog	Analog comparator positive input
24	PC5	I/O	TTL	GPIO port C bit 5
	Cl+	I	Analog	Analog comparator positive input
25	PC4	I/O	TTL	GPIO port C bit 4
	PhA0	I	TTL	QEI module 0 Phase A
26	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
27	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode this signal has IrDA modulation.
28	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
29	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
30	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	I	TTL	SSI module 0 receive
31	PA5	I/O	TTL	GPIO port A bit 5
	SSIOTx	0	TTL	SSI module 0 transmit
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
34	PA6	I/O	TTL	GPIO port A bit 6
	CCP1	I/O	TTL	Capture/Compare/PWM 1
35	PA7	I/O	TTL	GPIO port A bit 7
	CCP4	I/O	TTL	Capture/Compare/PWM 1
36	NC	-	-	No connect
37	NC	-	-	No connect

Pin Number	Pin Name	Pin Type	Buffer Type	Description
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	GND	-	Power	Ground reference for logic and I/O pins.
40	NC	-	-	No connect
41	NC	-	-	No connect
42	NC	-	-	No connect
43	NC	-	-	No connect
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	PF5	I/O	TTL	GPIO port F bit 5
47	PF0	I/O	TTL	GPIO port F bit 0
	CAN1Rx	I	TTL	CAN module 1 receive
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	I	Analog	Main oscillator crystal output.
50	WAKE	I	OD	An external input that brings the processor out of hibernate mode when asserted.
51	HIB	0	TTL	An output that indicates the processor is in hibernate mode.
52	xosc0	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
53	XOSC1	I	Analog	Hibernation Module oscillator crystal output.
54	GND	-	Power	Ground reference for logic and I/O pins.
55	VBAT	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	PF4	I/O	TTL	GPIO port F bit 4
-	COo	0	TTL	Analog comparator 0 output
59	PF3	I/O	TTL	GPIO port F bit 3
60	PF2	I/O	TTL	GPIO port F bit 2
61	PF1	I/O	TTL	GPIO port F bit 1
-	CAN1Tx	0	TTL	CAN module 1 transmit
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
63	GND	-	Power	Ground reference for logic and I/O pins.
64	RST	I	TTL	System reset input.
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
66	PB0	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
67	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
68	VDD	-	Power	Positive supply for I/O and some logic.
69	GND	-	Power	Ground reference for logic and I/O pins.
70	PB2	I/O	TTL	GPIO port B bit 2
	I2C0SCL	I/O	OD	I2C module 0 clock
71	PB3	I/O	TTL	GPIO port B bit 3
	I2C0SDA	I/O	OD	I2C module 0 data
72	PE0	I/O	TTL	GPIO port E bit 0
73	PE1	I/O	TTL	GPIO port E bit 1
74	PE2	I/O	TTL	GPIO port E bit 2
75	PE3	I/O	TTL	GPIO port E bit 3
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
77	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
78	PC2	I/O	TTL	GPIO port C bit 2
	TDI	I	TTL	JTAG TDI
79	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
80	PC0	I/O	TTL	GPIO port C bit 0
	TCK	I	TTL	JTAG/SWD CLK
	SWCLK	I	TTL	JTAG/SWD CLK
81	VDD	-	Power	Positive supply for I/O and some logic.
82	GND	-	Power	Ground reference for logic and I/O pins.
83	PH3	I/O	TTL	GPIO port H bit 3
	PhB0	I	TTL	QEI module 0 Phase B
84	PH2	I/O	TTL	GPIO port H bit 2
85	PH1	I/O	TTL	GPIO port H bit 1
86	PH0	I/O	TTL	GPIO port H bit 0
87	GND	-	Power	Ground reference for logic and I/O pins.
88	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.
89	PB7	I/O	TTL	GPIO port B bit 7
	TRST	I	TTL	JTAG TRSTn
90	PB6	I/O	TTL	GPIO port B bit 6
	C0+	1	Analog	Analog comparator 0 positive input

Pin Number	Pin Name	Pin Type	Buffer Type	Description
91	PB5	I/O	TTL	GPIO port B bit 5
	C1-	I	Analog	Analog comparator 1 negative input
92	PB4	I/O	TTL	GPIO port B bit 4
	C0-	I	Analog	Analog comparator 0 negative input
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.
95	PD4	I/O	TTL	GPIO port D bit 4
	CCP3	I/O	TTL	Capture/Compare/PWM 3
96	PD5	I/O	TTL	GPIO port D bit 5
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
99	PD6	I/O	TTL	GPIO port D bit 6
	Fault	I	TTL	PWM Fault
100	PD7	I/O	TTL	GPIO port D bit 7
	IDX0	I	TTL	QEI module 0 index

Table 20-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
C0+	90	I	Analog	Analog comparator 0 positive input	
C0-	92	I	Analog	Analog comparator 0 negative input	
COo	58	0	TTL	Analog comparator 0 output	
C1+	24	I	Analog	Analog comparator positive input	
C1-	91	I	Analog	Analog comparator 1 negative input	
Clo	2	0	TTL	Analog comparator 1 output	
C2+	23	I	Analog	Analog comparator positive input	
C2-	22	I	Analog	Analog comparator 2 negative input	
C20	1	0	TTL	Analog comparator 2 output	
CANORx	10	I	TTL	CAN module 0 receive	
CANOTx	11	0	TTL	CAN module 0 transmit	
CAN1Rx	47	I	TTL	CAN module 1 receive	
CAN1Tx	61	0	TTL	CAN module 1 transmit	
CCP0	66	I/O	TTL	Capture/Compare/PWM 0	
CCP1	34	I/O	TTL	Capture/Compare/PWM 1	
CCP2	67	I/O	TTL	Capture/Compare/PWM 2	
CCP3	95	I/O	TTL	Capture/Compare/PWM 3	
CCP4	35	I/O	TTL	TTL Capture/Compare/PWM 1	
CCP5	5	I/O	TTL	Capture/Compare/PWM 5	

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.	
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.	
Fault	99	I	TTL	PWM Fault	
GND	9	-	Power	Ground reference for logic and I/O pins.	
GND	15	-	Power	Ground reference for logic and I/O pins.	
GND	21	-	Power	Ground reference for logic and I/O pins.	
GND	33	-	Power	Ground reference for logic and I/O pins.	
GND	39	-	Power	Ground reference for logic and I/O pins.	
GND	45	-	Power	Ground reference for logic and I/O pins.	
GND	54	-	Power	Ground reference for logic and I/O pins.	
GND	57	-	Power	Ground reference for logic and I/O pins.	
GND	63	-	Power	Ground reference for logic and I/O pins.	
GND	69	-	Power	Ground reference for logic and I/O pins.	
GND	82	-	Power	Ground reference for logic and I/O pins.	
GND	87	-	Power	Ground reference for logic and I/O pins.	
GND	94	-	Power	Ground reference for logic and I/O pins.	
GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.	
GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.	
HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.	
I2C0SCL	70	I/O	OD	I2C module 0 clock	
I2C0SDA	71	I/O	OD	I2C module 0 data	
IDX0	100	I	TTL	QEI module 0 index	
LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).	
NC	16	-	-	No connect	
NC	17	-	-	No connect	
NC	36	-	-	No connect	
NC	37	-	-	No connect	
NC	40	-	-	No connect	
NC	41	-	-	No connect	
NC	42	-	-	No connect	
NC	43	-	-	No connect	

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.	
OSC1	49	I	Analog	Main oscillator crystal output.	
PAO	26	I/O	TTL	GPIO port A bit 0	
PA1	27	I/O	TTL	GPIO port A bit 1	
PA2	28	I/O	TTL	GPIO port A bit 2	
PA3	29	I/O	TTL	GPIO port A bit 3	
PA4	30	I/O	TTL	GPIO port A bit 4	
PA5	31	I/O	TTL	GPIO port A bit 5	
PA6	34	I/O	TTL	GPIO port A bit 6	
PA7	35	I/O	TTL	GPIO port A bit 7	
PB0	66	I/O	TTL	GPIO port B bit 0	
PB1	67	I/O	TTL	GPIO port B bit 1	
PB2	70	I/O	TTL	GPIO port B bit 2	
PB3	71	I/O	TTL	GPIO port B bit 3	
PB4	92	I/O	TTL	GPIO port B bit 4	
PB5	91	I/O	TTL	GPIO port B bit 5	
PB6	90	I/O	TTL	GPIO port B bit 6	
PB7	89	I/O	TTL	GPIO port B bit 7	
PC0	80	I/O	TTL	GPIO port C bit 0	
PC1	79	I/O	TTL	GPIO port C bit 1	
PC2	78	I/O	TTL	GPIO port C bit 2	
PC3	77	I/O	TTL	GPIO port C bit 3	
PC4	25	I/O	TTL	GPIO port C bit 4	
PC5	24	I/O	TTL	GPIO port C bit 5	
PC6	23	I/O	TTL	GPIO port C bit 6	
PC7	22	I/O	TTL	GPIO port C bit 7	
PDO	10	I/O	TTL	GPIO port D bit 0	
PD1	11	I/O	TTL	GPIO port D bit 1	
PD2	12	I/O	TTL	GPIO port D bit 2	
PD3	13	I/O	TTL	GPIO port D bit 3	
PD4	95	I/O	TTL	GPIO port D bit 4	
PD5	96	I/O	TTL	GPIO port D bit 5	
PD6	99	I/O	TTL	GPIO port D bit 6	
PD7	100	I/O	TTL	GPIO port D bit 7	
PEO	72	I/O	TTL	GPIO port E bit 0	
PE1	73	I/O	TTL	GPIO port E bit 1	
PE2	74	I/O	TTL	GPIO port E bit 2	
PE3	75	I/O	TTL	GPIO port E bit 3	
PE4	6	I/O	TTL	L GPIO port E bit 4	
PE5	5	I/O	TTL	GPIO port E bit 5	
PE6	2	I/O	TTL	GPIO port E bit 6	
PE7	1	I/O	TTL	GPIO port E bit 7	

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PFO	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PF3	59	I/O	TTL	GPIO port F bit 3
PF4	58	I/O	TTL	GPIO port F bit 4
PF5	46	I/O	TTL	GPIO port F bit 5
PGO	19	I/O	TTL	GPIO port G bit 0
PG1	18	I/O	TTL	GPIO port G bit 1
PHO	86	I/O	TTL	GPIO port H bit 0
PH1	85	I/O	TTL	GPIO port H bit 1
PH2	84	I/O	TTL	GPIO port H bit 2
PH3	83	I/O	TTL	GPIO port H bit 3
PhA0	25	I	TTL	QEI module 0 Phase A
PhB0	83	I	TTL	QEI module 0 Phase B
PWMO	19	0	TTL	PWM 0
PWM1	18	0	TTL	PWM 1
PWM2	12	0	TTL	PWM 2
PWM3	13	0	TTL	PWM 3
RST	64	I	TTL	System reset input.
SSIOClk	28	I/O	TTL	SSI module 0 clock
SSIOFss	29	I/O	TTL	SSI module 0 frame
SSIORx	30	I	TTL	SSI module 0 receive
SSI0Tx	31	0	TTL	SSI module 0 transmit
SWCLK	80	I	TTL	JTAG/SWD CLK
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
SWO	77	0	TTL	JTAG TDO and SWO
TCK	80	I	TTL	JTAG/SWD CLK
TDI	78	I	TTL	JTAG TDI
TDO	77	0	TTL	JTAG TDO and SWO
TMS	79	I/O	TTL	JTAG TMS and SWDIO
TRST	89	I	TTL	JTAG TRSTn
UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
XOSC0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	53	I	Analog	Hibernation Module oscillator crystal output.

Table 20-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	58	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
	C10	2	0	TTL	Analog comparator 1 output
	C2+	23	I	Analog	Analog comparator positive input
	C2-	22	I	Analog	Analog comparator 2 negative input
	C20	1	0	TTL	Analog comparator 2 output

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Controller Area	CANORx	10	I	TTL	CAN module 0 receive
Network	CANOTx	11	0	TTL	CAN module 0 transmit
	CAN1Rx	47	I	TTL	CAN module 1 receive
	CAN1Tx	61	0	TTL	CAN module 1 transmit
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	34	I/O	TTL	Capture/Compare/PWM 1
	CCP2	67	I/O	TTL	Capture/Compare/PWM 2
	CCP3	95	I/O	TTL	Capture/Compare/PWM 3
	CCP4	35	I/O	TTL	Capture/Compare/PWM 1
	CCP5	5	I/O	TTL	Capture/Compare/PWM 5
12C	I2C0SCL	70	I/O	OD	I2C module 0 clock
	I2C0SDA	71	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	TCK	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO
PWM	Fault	99	I	TTL	PWM Fault
	PWM0	19	0	TTL	PWM 0
	PWM1	18	0	TTL	PWM 1
	PWM2	12	0	TTL	PWM 2
	PWM3	13	0	TTL	PWM 3

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
QEI	IDX0	100	I	TTL	QEI module 0 index
	PhA0	25	I	TTL	QEI module 0 Phase A
	PhB0	83	I	TTL	QEI module 0 Phase B
SSI	SSIOClk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	I	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
	XOSC0	52	Ι	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
	XOSC1	53	I	Analog	Hibernation Module oscillator crystal output.
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 20-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	
PA4	30	SSIORx	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA5	31	SSIOTx	
РАб	34	CCP1	
PA7	35	CCP4	
PB0	66	CCP0	
PB1	67	CCP2	
PB2	70	I2C0SCL	
PB3	71	I2C0SDA	
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PCO	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PC4	25	PhA0	
PC5	24	C1+	
PC6	23	C2+	
PC7	22	C2-	
PDO	10	CANORx	
PD1	11	CANOTx	
PD2	12	PWM2	
PD3	13	PWM3	
PD4	95	CCP3	
PD5	96		
PD6	99	Fault	
PD7	100	IDX0	
PEO	72		
PE1	73		
PE2	74		
PE3	75		
PE4	6		
PE5	5	CCP5	
PE6	2	Clo	
PE7	1	C2o	
PF0	47	CAN1Rx	
PF1	61	CAN1Tx	
PF2	60		
PF3	59		
PF4	58	COo	
PF5	46		
PGO	19	PWM0	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PG1	18	PWM1	
PHO	86		
PH1	85		
PH2	84		
PH3	83	PhB0	

21 Operating Characteristics

Table 21-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit				
Operating temperature range ^a	T _A	-40 to +85	°C				
- Mariana atom a tama antina ia 15080							

a. Maximum storage temperature is 150°C.

Table 21-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient)	Θ _{JA}	55.3	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \bullet \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

22 Electrical Characteristics

22.1 DC Characteristics

22.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Characteristic	Symbol	Value		Unit
۵		Min	Max	
I/O supply voltage (V _{DD})	V _{DD}	0	4	V
Core supply voltage (V _{DD25})	V _{DD25}	0	4	V
Analog supply voltage (V _{DDA})	V _{DDA}	0	4	V
Battery supply voltage (V _{BAT})	V _{BAT}	0	4	V
Input voltage	V _{IN}	-0.3	5.5	V
Maximum current per output pins	I	-	25	mA

 Table 22-1. Maximum Ratings

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

22.1.2 Recommended DC Operating Conditions

Table 22-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V_{DD25}	Core supply voltage	2.25	2.5	2.75	V
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{BAT}	Battery supply voltage	2.3	3.0	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V
I _{OH}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

Parameter	Parameter Name		Min	Nom	Max	Unit
I _{OL}	Low-level sink current, V_{OL} =0.4 V					
		2-mA Drive	2.0	-	-	mA
		4-mA Drive	4.0	-	-	mA
		8-mA Drive	8.0	-	-	mA

22.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 22-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

22.1.4 **Power Specifications**

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{BAT} = 3.0 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

Run (Flas Run (SRA Run	n mode 1 ash loop) n mode 2 ash loop)	$V_{DD25} = 2.50 V$ Code= while(1){} executed in Flash Peripherals = All ON System Clock = 25 MHz (with PLL) $V_{DD25} = 2.50 V$ Code= while(1){} executed in Flash Peripherals = All OFF System Clock = 25 MHz (with PLL)	Nom 3 0	Max pending ^a	Nom 64 33	Max pending ^a	Nom 0	Max pending ^a	mA
(Flas Run (Flas Run (SRA	n mode 2 ash loop) n mode 1	Code= while(1){} executed in Flash Peripherals = All ON System Clock = 25 MHz (with PLL) V _{DD25} = 2.50 V Code= while(1){} executed in Flash Peripherals = All OFF System Clock = 25 MHz (with							
Run (Flas Run (SRA	n mode 2 ash loop) n mode 1	Flash Peripherals = All ON System Clock = 25 MHz (with PLL) V _{DD25} = 2.50 V Code= while(1){} executed in Flash Peripherals = All OFF System Clock = 25 MHz (with	0	pending ^a	33	pending ^a	0	pending ^a	mA
(Flas Run (SRA	ash loop) n mode 1	System Clock = 25 MHz (with PLL) V _{DD25} = 2.50 V Code= while(1){} executed in Flash Peripherals = All OFF System Clock = 25 MHz (with	0	pending ^a	33	pending ^a	0	pending ^a	mA
(Flas Run (SRA	ash loop) n mode 1	PLL) V _{DD25} = 2.50 V Code= while(1){} executed in Flash Peripherals = All OFF System Clock = 25 MHz (with	0	pending ^a	33	pending ^a	0	pending ^a	mA
(Flas Run (SRA	ash loop) n mode 1	Code= while(1){} executed in Flash Peripherals = All OFF System Clock = 25 MHz (with	0	pending ^a	33	pending ^a	0	pending ^a	mA
Run (SR4 Run	n mode 1	Flash Peripherals = All OFF System Clock = 25 MHz (with							1
(SRA Run		System Clock = 25 MHz (with							
(SRA									
(SRA		/							
Run		V _{DD25} = 2.50 V	3	pending ^a	57	pending ^a	0	pending ^a	mA
	(SRAM loop)	Code= while(1){} executed in SRAM							
		Peripherals = All ON							
		System Clock = 25 MHz (with PLL)							
(SR/	n mode 2	V _{DD25} = 2.50 V	0	pending ^a	27	pending ^a	0	pending ^a	mA
	(SRAM loop)	Code= while(1){} executed in SRAM							
		Peripherals = All OFF							
		System Clock = 25 MHz (with PLL)							
I _{DD_SLEEP} Slee	ep mode	V _{DD25} = 2.50 V	0	pending ^a	12	pending ^a	0	pending ^a	mA
		Peripherals = All OFF							
		System Clock = 25 MHz (with PLL)							
I _{DD_DEEPSLEEP} Deep	ep-Sleep	LDO = 2.25 V	0.14	pending ^a	0.18	pending ^a	0	pending ^a	mA
mod	de	Peripherals = All OFF							
		System Clock = IOSC30KHZ/64							
	ernate	V _{BAT} = 3.0 V	0	pending ^a	0	pending ^a	16	pending ^a	μA
mod	ue	$V_{DD} = 0 V$							
		V _{DD25} = 0 V							
		V _{DDA} = 0 V							
		Peripherals = All OFF							
		System Clock = OFF							
		Hibernate Module = 32 kHz							1

Table 22-4.	Detailed	Power 3	Specifications
-------------	----------	---------	----------------

a. Pending characterization completion.

22.1.5 Flash Memory Characteristics

Table 22-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of $85^{\circ}C$	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

22.2 AC Characteristics

22.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 22-1. Load Conditions



22.2.2 Clocks

Table 22-6.	Phase	Locked	Loop) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 22-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{XOSC}	Hibernation module oscillator frequency	-	4.194304	-	MHz
f _{XOSC_XTAL}	Crystal reference for hibernation oscillator	-	4.194304	-	MHz
f _{XOSC_EXT}	External clock reference for hibernation module	-	32.768	-	KHz

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	25	MHz
f _{system_clock}	System clock	0	-	25	MHz

Table 22-8. Crystal Characteristics

Parameter Name		Va	lue		Units
Frequency	8	6	4	3.5	MHz
Frequency tolerance	±50	±50	±50	±50	ppm
Aging	±5	±5	±5	±5	ppm/yr
Oscillation mode	Parallel	Parallel	Parallel	Parallel	
Temperature stability (0 - 85 °C)	±25	±25	±25	±25	ppm
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

22.2.3 Analog Comparator

Table 22-9. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 22-10. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /24	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

22.2.4 I²C

Table 22-11. I²C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	I2CSCL/I2CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)	-	9	10	ns
I6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
I9 ^a	t _{SCS}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

- b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
- c. Specified at a nominal 50 pF load.

Figure 22-2. I²C Timing



22.2.5 Hibernation Module


The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0 V_{DC} or powered down with the same regulator controlled by $\overline{\text{HIB}}$.

The regulators controlled by $\overline{\text{HIB}}$ are expected to have a settling time of 250 µs or less.

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H1	t _{HIB_LOW}	Internal 32.768 KHz clock reference rising edge to /HIB asserted	-	200	-	μs
H2	t _{HIB_HIGH}	Internal 32.768 KHz clock reference rising edge to /HIB deasserted	-	30	-	μs
H3	t _{WAKE_ASSERT}	/WAKE assertion time	62	-	-	μs
H4	t _{WAKETOHIB}	/WAKE assert to /HIB desassert	62	-	124	μs
H5	t _{XOSC_SETTLE}	XOSC settling time ^a	20	-	-	ms
H6	t _{HIB_REG_WRITE}	Time for a write to non-volatile registers in HIB module to complete	92	-	-	μs
H7	t _{HIB_TO_VDD}	$\overline{\mathtt{HIB}}$ deassert to VDD and VDD25 at minimum operational level	-	-	250	μs

Table 22-12. Hibernation Module Characteristics

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).




22.2.6 Synchronous Serial Interface (SSI)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIC1k low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns

Table 22-13. SSI Characteristics









Figure 22-5. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






22.2.7 JTAG and Boundary Scan

Table 22-14. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J4	t _{тск_нідн}	TCK clock High time	-	t _{тск}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	тск fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
-		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
-		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO_DVZ}		4-mA drive		7	9	ns
-		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 22-7. JTAG Test Clock Input Timing









Figure 22-9. JTAG TRST Timing



22.2.8 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Table 22-15. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $V_{\text{DD}})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

22.2.9 Reset

Table 22-16. Reset Characteristics

I	Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
	R1	V_{TH}	Reset threshold	-	2.0	-	V

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset ^a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 22-10. External Reset Timing (RST)




Figure 22-11. Power-On Reset Timing




Figure 22-12. Brown-Out Reset Timing




Figure 22-13. Software Reset Timing






Figure 22-14. Watchdog Reset Timing



23 Package Information

Figure 23-1. 100-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm	Footprint, 1.4 mm	package thickness
Symbols	Leads	100L
A	Max.	1.60
A ₁		0.05 Min./0.15 Max.
A ₂	±0.05	1.40
D	±0.20	16.00
D ₁	±0.05	14.00
E	±0.20	16.00
E ₁	±0.05	14.00
L	±0.15/-0.10	0.60
е	BASIC	0.50
b	±0.05	0.22
θ	===	0°~7°
ddd	Max.	0.08
ccc	Max.	0.08
JEDEC Refer	ence Drawing	MS-026
Variation I	Designator	BED

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 303 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 512).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

						05							10	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			12	1 ''	10	9	0		0	5	4		2	1	0
-	1 Contro l 400F.E000														
	e RO, offse		set -												
DID0, (ypt	e ito, onse	VER	361-								CL	ASS			
		VEIX	МА	 JOR								NOR			
PRORCTI	type R/W	offset 0x	030, reset 0		D										
	_, ., po				-										
														BORIOR	
LDOPCTL	. type R/W	offset 0x0)34, reset 0:	x0000.0000)										
	-, -, -, -, -, -, -, -, -, -, -, -, -, -														
												l VA	DJ		
RIS, type	RO, offset	0x050, res	et 0x0000.0	000											
nio, type		5,000,100													
									PLLLRIS					BORRIS	
IMC, type	R/W. offset	0x054 re	set 0x0000.	0000					/ LLLING					201110	
									PLLLIM					BORIM	
MISC. tvn	e R/W1C. o	ffset 0x05	8, reset 0x0	000.0000										50100	
			-,												
									PLLLMIS					BORMIS	
RESC tvr	pe R/W, offs	et 0x05C	reset -											Dorano	
11200, 191			10001												
										LDO	SW	WDT	BOR	POR	EXT
RCC type	R/W offse	t 0x060 re	eset 0x07AB	= 3AD1						200			5011	. on	2711
1100, 1990				ACG		SYS	SDIV		USESYSDIV		USEPWMDIV		PWMDIV		
		PWRDN		BYPASS		010		TAL	COLOTODIV	050	SRC		1 WINDIV	IOSCDIS	MOSCOL
PLI CEG.	type RO, of		L reset -	1.0.00										1000010	moooble
,	() po 110, 0		.,												
						F							R		
RCC2. tvr	ne R/W. offs	et 0x070.	reset 0x078	0.2800											
USERCC2				0.2000	SYS	SDIV2									
OOLINOOZ		PWRDN2		BYPASS2						OSCSRC2					
	CEG type		t 0x144, res							00001102					
		, 01130				/ORIDE									
					DODI				ſ	DSOSCSR	2				
DID1. type	e RO, offse	t 0x004 ro	set -							200000	-				
		ER			E	AM					PAR	TNO			
	PINCOUNT								TEMP			KG	ROHS	O	IAL
			set 0x007F.(003F				1				-			
, . , po	, 011001						SR4	AMSZ							
								SHSZ							
DC1. type	RO, offset	0x010, res	set 0x0310.	70DF			. 2/1								
- • ·, ·ype						CAN1	CAN0				PWM				
	MINS	YSDIV				57 111	57 11 10	MPU	HIB		PLL	WDT	SWO	SWD	JTAG
DC2 type			set 0x070F. [,]	1111									0.10	0.10	0.0
- • - , type					COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
			12C0		CONF 2		QEI0				SSI0	TIME NO	TIWEINZ		UART0
DC3 type	RO offect	0x018 ros	set 0x3F00.	FECE			3LIU				5010				571110
200, type	, 011501	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0								
PWMFAULT	C20		C2MINUS	CCP3 C10		C1MINUS	CCPU	COPULIE	COMINUS			PWM3	PWM2	PWM1	PWM0
	020	02FLU3	UZIVIIINUS		CIFL05	C INNINOS	000	CUFLUS	COMINIOS						F VVIVIU

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC4, type I	RO, offset	0x01C, res	set 0x0000.0	00FF											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, ty	pe R/W, of	fset 0x100	, reset 0x00	000040						-					
						CAN1	CAN0				PWM				
									HIB			WDT			
SCGC0, typ	pe R/W, off	set 0x110,	, reset 0x00	000040											
						CAN1	CAN0				PWM				
									HIB			WDT			
DCGC0, ty	pe R/W, of	fset 0x120	, reset 0x00	0000040								1			1
						CAN1	CAN0		LUD		PWM	WDT			
DOO 04 4									HIB			WDT			
RCGC1, ty	perk/w, on	rset 0x104	, reset 0x00		COMP2	COMPI	COMPO								
			I2C0		COMP2	COMP1	COMP0 QEI0				SSI0	TIMER3	TIMER2	TIMER1	TIMER0 UART0
SCGC1 tr	ne R/W off	iset (1v114	, reset 0x00	00000							0010				UAINIO
55651, ty	po 10 vv , Oli	551 VA 114,	, 10301 0400		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
			12C0		001011 2	001011	QEI0				SSI0	TIMERO		TIVIEICI	UART0
DCGC1. tv	pe R/W. of	fset 0x124	, reset 0x00	000000			12.0				- 5.0				
, • y	, 01		,		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
			I2C0				QEI0				SSI0				UART0
RCGC2, ty	pe R/W, of	fset 0x108	, reset 0x00	000000											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, typ	pe R/W, off	set 0x118,	, reset 0x00	000000											·
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, ty	pe R/W, of	fset 0x128	, reset 0x00	000000			-								
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, typ	pe R/W, off	set 0x040,	, reset 0x00	000000											
						CAN1	CAN0				PWM				
									HIB			WDT			
SRCR1, typ	pe R/W, off	set 0x044,	, reset 0x00	000000	_					-		-			
					COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
			I2C0				QEI0				SSI0				UART0
SRCR2, typ	pe R/W, off	set 0x048,	, reset 0x00	000000											
								ODICU	00/00	OPIOE	00105	00100	00100	00100	
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Hibernat															
Base 0x40			0	000 0000											
HIBRTCC,	type RO, o	orrset 0x00	0, reset 0x0	0000.0000			D T								
								000 000							
HIBRTOMO	type R/M	offsat Av	004, reset 0		FF										
	, ype r/w	, onset ux	, iesel U		• •		RTO	CMO							
								CM0							
HIBRTCM1	. type R/W	. offset 0×	008, reset 0)xFFFF.FFI	FF										
	, , , , , , , , , , , , , , , , , , , ,	, onset ox					RTO	CM1							
								CM1							
HIBRTCLD	. type R/W	. offset 0x	00C. reset 0	xFFFF.FF	FF										
HIBRTCLD	, type R/W	, offset 0x	00C, reset 0	0xFFFF.FF	FF		RT	CLD							

31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	type R/W, of				10	3	0	1	0	5	4	5	2	I	0
	() po 1011, o		, 10001 0.00												
								VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
HIBIM, ty	pe R/W, offs	set 0x014,	reset 0x000	00.0000								1			
												EXTW	LOWBAT	RTCALT1	RTCALT
HIBRIS, t	ype RO, off	set 0x018,	reset 0x00	00.0000											
												EXTW	LOWBAT	RTCALT1	RTCALT
HIBMIS, t	type RO, off	set 0x01C,	, reset 0x00	000.0000											
	54440											EXTW	LOWBAI	RTCALT1	RICALI
HIBIC, ty	pe R/W1C, c	offset 0x02	0, reset 0x	0000.0000				1							
												EXTW	LOWRAT	RTCALT1	RTCALT
HIBRTCT	, type R/W, o	offset 0x03	24. reset 0x	0000.7FFF									LONDAI		
	, .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
				1			Т	I RIM				1			
HIBDATA	, type R/W,	offset 0x03	30-0x12C, r	eset 0x000	0.0000										
							F	TD							
							F	TD							
Interna	I Memory	y													
	Control O														
Base 0x	400F.D000	1													
FMA, typ	e R/W, offse	t 0x000, re	eset 0x0000	0.0000											
															OFFSET
							OF	FSET							
FMD, typ	e R/W, offse	t 0x004, re	eset 0x0000	0.0000											
								ATA							
	Ban						D	ATA							
нмс, тур	e R/W, offse	t 0x008, re	eset uxuuuu	0.0000			10/0								
							VVF	RKEY				СОМТ	MERASE	ERASE	WRITE
ECRIS ty	vpe RO, offs	et 0x00C	reset 0x000	0,000									WEIGOL	LIVAL	WINIE
r orao, ty	pe ne, one														
														PRIS	ARIS
FCIM, typ	e R/W, offs	et 0x010, r	eset 0x000	0.0000								1			
														PMASK	AMASK
FCMISC,	type R/W1C	, offset 0x	014, reset (0x0000.000	0										
														PMISC	AMISC
Interna	I Memory	у													
	n Control 400F.E000														
USECRL,	, type R/W, c	offset 0x14	0, reset 0x	16											
											US	EC			
FMPRE0,	type R/W, c	offset 0x13	0 and 0x20	0, reset 0xF	FFFF.FFFF										
								ENABLE							
							READ_	ENABLE							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12 4 and 0x400	11	10	9	8	7	6	5	4	3	2	1	0
FMPPEO, t	ype R/w, c	mset 0x134	4 and 0x400	J, reset uxi			PROC								
								ENABLE ENABLE							
	C tuno P/	N offeet Ox	(1D0 recet				FROG_								
	G, type K/	v, onset ux	dD0, reset	UXFFFF.FF	TE			DATA							
NW							ATA	DATA						DBG1	DBG0
	C0. 6/ma D	NAL affact 0	W4E0 mage			Di								DBGT	DBGU
	GU, type R	w, onset u	0x1E0, reset		FFF			DATA							
NW								DATA ATA							
	C1 tune P	M offeet 0	v1E4 rooot												
NW	GI, type K	w, onset u	0x1E4, reset	UVXFFFF.F	FFF			DATA							
INVV								ATA							
		ffact 0x20	4, reset 0xF												
FINIFRE I, L	spe R/w, c	inset 0x204	4, reset uxr	rrr.rrrr			DEAD								
								ENABLE ENABLE							
FMPRE2 +	vne P/W -	ffset 0v20	8, reset 0x0	000 0000											
IXE2, L	.,		., 10301 040				READ	ENABLE							
								ENABLE							
MPRE3. t	vpe R/W c	offset 0x20	C, reset 0x0	000.000											
1111 TCE0, C	. ype 1011, e		0,10001040				READ	ENABLE							
								ENABLE							
MPPE1. t	vpe R/W. c	offset 0x404	4, reset 0xF	FFF.FFFF											
,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,				PROG	ENABLE							
								ENABLE							
FMPPE2, t	ype R/W, c	ffset 0x408	8, reset 0x0	000.0000											
							PROG	ENABLE							
							PROG	ENABLE							
FMPPE3, t	ype R/W, c	ffset 0x400	C, reset 0x0	0000.0000											
							PROG	ENABLE							
							PROG	ENABLE							
General	-Purpos	e Input/	Outputs	(GPIOs)										
GPIO Por	rt A base:	0x4000.4	000	, ,	, ,										
		0x4000.5 0x4000.6													
GPIO Por	rt D base:	0x4000.7	000												
		0x4002.4 0x4002.5													
GPIO Por	rt G base:	0x4002.6	000												
		0x4002.7													
GPIODATA	A, type R/M	, offset 0x(000, reset 0	x0000.000	0			1				1			
											D	ATA			
GPIODIR, t	type R/W, o	offset 0x40	0, reset 0x0	0000.0000											
											C	NR			
GPIOIS, ty	pe R/W, of	rset 0x404,	, reset 0x00	00.000											
-												IS			
GPIOIBE, t	type R/W, o	offset 0x40	8, reset 0x0	0000.0000								1			
	_										I	BE			
GPIOIEV, t	ype R/W, c	offset 0x400	C, reset 0x0	0000.0000											
												EV			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOIM, t	ype R/W, of	fset 0x410	, reset 0x0	000.0000											
SPIORIS	type RO, o	ffeat Ny/1/	reset 0x0	000 0000							IN	ΛE			
51 10100,	type ito, o	11361 07414	, reset oxo												
											R	I IS			
GPIOMIS,	type RO, o	ffset 0x418	3, reset 0x0	000.0000								_			
											Μ	IS			
SPIOICR,	type wic,	offset 0x47	1C, reset 0	x0000.0000											
												l C			
GPIOAFS	EL, type R/	W, offset 0	x420, reset	t -				1							
											AF	SEL			
3PIODR2	R, type R/W	/, offset 0x	500, reset (0x0000.00FI	-										
											DF	 RV2			
GPIODR4	R, type R/W	/, offset 0x	504, reset (0x0000.0000)			I			5.				
											DF	RV4			
GPIODR8	R, type R/W	l, offset 0x	508, reset (0x0000.000)										
GPIOODR	type R/W	offset 0x5	0C reset 0	x0000.0000							DF	878			
0110021	ц, сур е те т ,														
											O	DE			
GPIOPUR	, type R/W,	offset 0x5	10, reset -												
											PI	JE			
GPIOPDR	, type R/W,	offset 0x5	14, reset 0>	k0000.0000											
											PI) DE			
GPIOSLR	, type R/W,	offset 0x5	18, reset 0x	.0000.0000				1							
											S	RL			
3PIODEN	l, type R/W,	offset 0x5	1C, reset -												
	K type P/M	V offect Ox	520 rosot (0x0000.000 [.]	1						Di	EN			
	n, type R/W	, onset ux		0.000.000	•		LC	CK							
								CK							
GPIOCR,	type -, offse	et 0x524, re	eset -												
											С	R			
GPIOPeri	phID4, type	RO, offset	0xFD0, res	set 0x0000.	0000										
											Di				
BIOBari	nhID5 furs	PO offers		set 0x0000.0	000						PI	D4			
srioreri	рлігоз, туре	RO, Oliset	. VXFD4, 10	501 020000.											
											PI	 D5			

0 4				07		05						40	40	47	40
31	30	29	28	27	26 10	25	24	23 7	22	21 5	20 4	19	18 2	17	16 0
15	14	13	12	11		9	8	/	6	5	4	3	Z	1	0
PIOPerip	oniD6, type	RO, offset	0xFD8, res	et 0x0000	.0000										
											PII	26			
CDIODerin	hID7 funa	DO offere			0000						FII	50			
SPIOPerip	onio7, type	RO, onset	0xFDC, res												
											PII	דר			
CDIODerin		DO offere	0	at 0×0000	0004						FII				
GFIOFenp	JIIDO, type	RO, Olisei	0xFE0, res		.0001										
											PII	0			
GPIOPerin	oblD1 type	RO offect	0xFE4, res	ot 0x0000	0000							50			
	JIID I, type	10, 0130	0,1 24,103		.0000										
1											PI	D1			
GPIOPerin	hID2 type	RO offset	0xFE8, res	et 0x0000	0018										
		110, 01100	0,100												
											PII	22			
GPIOPerin	ohiD3. type	RO. offset	0xFEC, res	set 0x0000	.0001										
	.,-,,,	-,	,												
											PI	D3			
GPIOPCell	IID0, type F	RO, offset ()xFF0, rese	t 0x0000.0	00D										
											CI	D0			
GPIOPCell	IID1, type F	RO, offset ()xFF4, rese	t 0x0000.0	0F0										
											CI	D1			
GPIOPCell	IID2, type F	RO, offset ()xFF8, rese	t 0x0000.0	005										
											CI	D2			
GPIOPCell	IID3, type F	RO, offset ()xFFC, rese	et 0x0000.0	00B1										
											CI	D3			
Timer0 ba Timer1 ba Timer2 ba Timer3 ba	I-Purpos ase: 0x400 ase: 0x400 ase: 0x400 ase: 0x400	03.0000 03.1000 03.2000 03.3000													
GPTMCFG	G, type R/W	, offset 0x()00, reset 0:	x0000.000	0										
														ODTHOSS	
														GPTMCFG	
ODT	1D 4 = -	N		0.0000 0-	00										
GPTMTAM	/IR, type R/\	N, offset 0	x004, reset	0x0000.00	00										
GPTMTAM	/IR, type R/\	W, offset 0	x004, reset	0x0000.00	00							TAAMO	TACMP	ТА	
												TAAMS	TACMR	TA	MR
			x004, reset x008, reset									TAAMS	TACMR	TA	
															MR
GPTMTBM	/IR, type R/	W, offset 0	x008, reset	0x0000.00	00							TAAMS	TACMR TBCMR		
GPTMTBM	/IR, type R/	W, offset 0		0x0000.00	00										MR
GPTMTBM GPTMCTL	/IR, type R/\ ., type R/W,	N, offset 0 offset 0x0	x008, reset	0x0000.00 x0000.000	00	TBSTALL	TREN		TAPWMI	TAOTE	RTCEN	TBAMS	TBCMR	ТВ	MR
GPTMTBM GPTMCTL	/IR, type R/ ., type R/W, TBPWML	N, offset 0 offset 0x0 TBOTE	x008, reset 0C, reset 0	0x0000.00 x0000.000 TBE	000 0 VENT	TBSTALL	TBEN		TAPWML	ТАОТЕ	RTCEN	TBAMS			MR
GPTMTBM GPTMCTL	/IR, type R/ ., type R/W, TBPWML	N, offset 0 offset 0x0 TBOTE	x008, reset	0x0000.00 x0000.000 TBE	000 0 VENT	TBSTALL	TBEN		TAPWML	ТАОТЕ	RTCEN	TBAMS	TBCMR	ТВ	MR
GPTMTBM GPTMCTL	/IR, type R/ ., type R/W, TBPWML	N, offset 0 offset 0x0 TBOTE	x008, reset 0C, reset 0	0x0000.00 x0000.000 TBE	000 0 VENT				TAPWML	ТАОТЕ	RTCEN	TBAMS	TBCMR /ENT	TASTALL	MR MR TAEN
gptmtBM gptmctl gptmimr,	IR, type R/W, , type R/W, TBPWML , type R/W,	N, offset 0 offset 0x0 TBOTE offset 0x0	x008, reset 0C, reset 0 18, reset 0x	0x0000.000 x0000.0000 TBE ¹ 0000.0000	000 0 VENT	TBSTALL	TBEN		TAPWML	ТАОТЕ	RTCEN	TBAMS	TBCMR	ТВ	MR
gptmtBM gptmctl gptmimr,	IR, type R/W, , type R/W, TBPWML , type R/W,	N, offset 0 offset 0x0 TBOTE offset 0x0	x008, reset 0C, reset 0	0x0000.000 x0000.0000 TBE ¹ 0000.0000	000 0 VENT				TAPWML	ТАОТЕ	RTCEN	TBAMS	TBCMR /ENT	TASTALL	MR MR TAEN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMMIS.	type RO,	offset 0x02	20, reset 0x	0000.0000											
			,												
					CBEMIS	CBMMIS	TRTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOMIS
COTMICD	turne 18/4 C	offeret Ov	024	0000 000		OBIMINIO	TETOIMIO						ONEMIO	0/ 11/11/0	
GP I WICK,	type witc	, onset ux	024, lesel 0		,							1			
												RICCINI	CAECINI	CAMCINI	TATOCINT
GPTMTAIL	.R, type R/	W, offset 0	0x028, reset	0x0000.FF	FF (16-bit r	node) and	0xFFFF.FFF	F (32-bit	mode)						
							TAIL	RH							
							TAIL	.RL							
GPTMTBIL	R, type R/	W, offset 0	0x02C, rese	t 0x0000.FF	FF										
							TBIL	.RL			-				
GPTMTAM	ATCHR, ty	pe R/W, of	ffset 0x030,	reset 0x00	00.FFFF (1	6-bit mode) and 0xFFF	F.FFFF (3	2-bit mode)					
							TAM	RH							
							TAN	IRL							
GPTMTBM	ATCHR, ty	pe R/W, o	ffset 0x034.	reset 0x00	00.FFFF										
				1			TBM	IRL				1			
GPTMTAP	R type R/	N offset 0	x038 reset	0×0000 000	10										
		1, 011001 0	x000, 1000t												
											ТАІ				
0071/700											IA	FSR			
GPIMIBP	R, type R/	N, offset U	x03C, reset	0x0000.00	00										
											TB	PSR			
GPTMTAP	MR, type F	R/W, offset	0x040, rese	et 0x0000.0	000										
											TAP	SMR			
GPTMTBP	MR, type F	R/W, offset	0x044, res	et 0x0000.0	000										
											TBP	SMR			
GPTMTAR	, type RO,	offset 0x0	48, reset 0x	0000.FFFF	(16-bit mo	de) and 0x	FFFF.FFFF	32-bit mo	de)						
							TAF	RH							
							TAI	RL							
GPTMTBR	, type RO,	offset 0x0	4C, reset 0	x0000.FFFF	-										
				I			TB	RL				1			
Matchel	00 Time						. 2								
					·_										
WUILOAD	, ιype κ/W	, onset Ux	oou, reset (xrrtt.tfF	г			d							
							WDT	Load							
WDTVALU	E, type RC), offset 0x	004, reset (0xFFFF.FFF	F										
							WDT	/alue							
WDTCTL,															
														RESEN	INTEN
WDTICR, t	ype WO, o	ffset 0x00	C, reset -												
							WDTI	ntClr							
							WDTI	ntClr							
WDTRIS, t	ype RO, of	fset 0x010), reset 0x00	000.000											
															WDTRIS

								1				1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTMIS,	, type RO, of	ffset 0x014	4, reset 0x00	000.000											
															WDTMIS
WDTTES	T, type R/W,	offset 0x4	118. reset 0					1							
-			.,												
							STALL								
					-		STALL								
WDTLOC	K, type R/W	l, offset 0x	COO, reset (0x0000.000	0										
							WD	FLock							
							WD	FLock							
WDTPeri	phID4, type	RO, offset	t 0xFD0, res	et 0x0000.0	0000										
											P	D4			
WDTPeri	phID5, type	RO, offset	t 0xFD4, res	et 0x0000.0	0000										
			,									1			
											P	D5			
	1150 /											5			
wDIPeri	phID6, type	RU, offset	UXFD8, res	et 0x0000.(1000										
											P	D6			
WDTPeri	phID7, type	RO, offset	t 0xFDC, res	et 0x0000.	0000										
											P	ID7			
WDTPeri	phID0, type	RO. offset	t 0xFE0. res	et 0x0000.0	005			1							
-	· · · · · · · ·														
											D	 D0			
											F	DU			
WDTPeri	phID1, type	RO, offset	t 0xFE4, res	et 0x0000.0	0018			1				1			
											PI	D1			
WDTPeri	phID2, type	RO, offset	t 0xFE8, res	et 0x0000.0	0018										
											P	D2			
WDTPeri	phID3, type	RO. offset	t 0xFEC. res	et 0x0000.	0001			1							
											D	ID3			
											F	03			
WDTPCe	IIID0, type R	RO, offset (0xFF0, rese	t 0x0000.00	0D							1			
											С	ID0			
WDTPCe	IIID1, type R	RO, offset (0xFF4, rese	t 0x0000.00	F0										
											С	ID1			
WDTPCe	IIID2, type R	20. offset (0xFF8, reset	t 0x0000.00	05										
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-,	, 1000												
											-	ID2			
											C				
WDTPCe	IIID3, type R	tO, offset (DxFFC, rese	t 0x0000.00	081										
											С	ID3			
	sal Asyn base: 0x40		us Receiv	vers/Tra	nsmitter	s (UAR	Ts)								
UARTDR	, type R/W, o	ottset 0x00	JU, reset Oxi	0000.0000											
				OE	BE	PE	FE				D/	ATA			
UARTRS	R/UARTECF	R, type RO	, offset 0x00	04, reset 0x	0000.0000										
												OE	BE	PE	FE
													50	1	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARTRSF	R/UARTECR	, type WO,	offset 0x0	04, reset 0	x0000.0000)									
											DA	TA			
UARTFR,	type RO, of	fset 0x018	, reset 0x0	000.0090											
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTILPI	R, type R/W,	offset 0x0)20, reset 0	x0000.0000)							1			
	D, type R/W	offoot Ox	024 roadt (0						ILPL	VSR			
UAKIIDK	D, type R/w	, onset ox	024, Teset (0										
							DIV	l /INT							
UARTFBR	RD, type R/W	/, offset 0x	028, reset	0x0000.000	00										
-		,	,												
												DIVF	RAC		
UARTLCR	RH, type R/W	l, offset 0x	02C, reset	0x0000.00	00										
								SPS	WI	EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x03	30, reset 0)	x0000.0300											
						RXE	TXE	LBE					SIRLP	SIREN	UARTEN
UARTIFLS	S, type R/W,	offset 0x0	34, reset 0	x0000.0012	2										
														TYIELOEI	
		Fact Ov020		000.0000							RXIFLSEL			TXIFLSEL	-
UAR IIM, 1	type R/W, of	TSET UXU38	, reset uxu	000.0000											
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS.	, type RO, o	ffset 0x030	C. reset 0x(0000.000F											
			,												
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO, o	ffset 0x040	0, reset 0x(0000.0000				1							
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	, type W1C,	offset 0x0	44, reset 0:	x0000.0000)										
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPeri	phID4, type	RO, offset	t 0xFD0, re	set 0x0000	.0000										
		DO -#									Ы	D4			
UARIPeri	phID5, type	RO, offset	t uxFD4, re	set uxuuuu	.0000										
											PI	D5			
UARTPeri	phID6, type	RO, offset	t 0xFD8, re	set 0x0000	.0000			I							
entren	р.про, суре														
											PI	l D6			
UARTPeri	phID7, type	RO, offset	t 0xFDC, re	eset 0x0000	0.0000			1							
											PI	D7			
UARTPeri	phID0, type	RO, offset	t 0xFE0, re	set 0x0000	.0011										
											PI	D0			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPerip	ohID1, type	RO, offse	t 0xFE4, re	set 0x0000	.0000			1				1			
-		-													
											PI	ID1			
UARTPerip	ohID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018										
											PI	D2			
UARTPerip	ohID3, type	RO, offse	t 0xFEC, re	eset 0x0000	0.0001										
											PI	D3			
UARTPCel	IID0, type I	RO, offset	0xFF0, res	et 0x0000.0	00D							1			
											0				
	11D4 4		0.554		050						CI	ID0			
UARTPCE	IID1, type i	RO, oπset	UXFF4, res	et 0x0000.0	0F0										
											C	ID1			
	IID2 type F	20 offect	OvEE8 res	et 0x0000.0	005						0				
UAITI CEI	noz, type i	to, onset	0,10,103												
											CI	I ID2			
UARTPCel	IID3, type I	RO, offset	0xFFC, res	et 0x0000.0	00B1										
											CI	ID3			
Synchro	onous Se	erial Inte	erface (S	SI)				1							
SSI0 base				,											
SSICR0, ty	pe R/W, of	fset 0x000	, reset 0x00	000.0000											
			SC	CR				SPH	SPO	FF	RF		D	SS	
SSICR1, ty	pe R/W, of	fset 0x004	, reset 0x00	000.000											
												SOD	MS	SSE	LBM
SSIDR, typ	e R/W, offs	et 0x008,	reset 0x000	00.0000											
							D	ATA							
SSISR, typ	e RO, offse	et 0x00C, r	reset 0x000	0.0003											
											BSY	RFF	RNE	TNF	TFE
SSICPSR	type R/W (offeet 0x01	IO, reset Ox	0000 0000							001			TIN	
3310F 31,	type R/w, t	JIISet UXUI	IU, IESEL UX												
											CPS	l DVSR			
SSIIM, type	e R/W, offs	et 0x014, r	eset 0x000	0.0000				I							
		,													
												TXIM	RXIM	RTIM	RORIM
SSIRIS, typ	oe RO, offs	et 0x018, r	reset 0x000	0.0008				1	1			1			
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, typ	pe RO, offs	et 0x01C,	reset 0x00	00.000											
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, typ	pe W1C, of	fset 0x020	, reset 0x00	000.000											
														RTIC	RORIC
SSIPeriphl	D4, type R	O, offset 0	xFD0, rese	t 0x0000.00	000										
											PI	D4			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIPeriph	ID5, type R	O, offset ()xFD4, rese	t 0x0000.00	000	1	I	1	1		I	1			
											PI	D5			
SSIPeriph	ID6, type R	O, offset (0xFD8, rese	t 0x0000.00	000										
ClDorinh	ID7 turne B	0 offeet)xFDC, rese	+ 0×0000 0	000						PI	D6			
SSIFERIPIN	іол, туре к	O, Oliset (JAF DC, lese	1 020000.0	000										
											PI	 D7			
SSIPeriph	ID0, type R	O, offset () xFE0, rese	t 0x0000.00)22										
-															
											PI	D0			
SSIPeriph	ID1, type R	O, offset (0xFE4, rese	t 0x0000.00	000										
											PI	D1			
3SIPeriph	ID2, type R	O, offset (0xFE8, rese	t 0x0000.00	018										
											DI	D2			
SSIPerinh	ID3. tvne R	O. offset ()xFEC, rese	t 0x0000 0	001						с і				
	ibo, tjpo n	0, 011001 (
											PI	D3			
SSIPCellIC	00, type RO	, offset 0x	(FF0, reset	0x0000.000	D										
											CI	D0			
SSIPCellIE	01, type RO), offset 0)	cFF4, reset	0x0000.00F	•0	-						-			
					_						CI	D1			
SSIPCeIIIL	02, type RO), offset 0)	(FF8, reset	0x0000.000)5										
											C	D2			
SSIPCellIC	03. type RO). offset 0	(FFC, reset	0x0000.00	B1										
	.,.,,	,													
											CI	D3			
Inter-Int	tegrated	Circuit	(I ² C) Inte	erface											
I ² C Mas			. ,												
I2C Maste	er 0 base:	0x4002.	0000												
2CMSA, ty	ype R/W, of	ffset 0x00	0, reset 0x0	000.0000											
											SA				R/S
2CMCS, ty	ype RO, off	set 0x004	, reset 0x00	000.0000											
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROP	BUSY
2CMCS th	vne WO of	fset 0x00/	l, reset 0x0	000.0000					D03D31	IDLE	ANDLOI	DAIACK	ADINAUK	LINIOR	5031
, t	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		.,												
												ACK	STOP	START	RUN
2CMDR, t	ype R/W, of	ffset 0x00	8, reset 0x0	000.0000								1			
											DA	ATA			
2CMTPR,	type R/W, o	offset 0x0	0C, reset 0x	0000.0001											
											T	PR			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I2CMIMR,	, type R/W, o	offset 0x01	0, reset 0x0	0000.0000											
															IM
	type RO, of	feat 0x014	rosot 0x00	00 0000											
120111113,	type NO, O	1561 070 14	, Teset UXUU	00.0000											
															RIS
I2CMMIS,	, type RO, of	ffset 0x018	, reset 0x00	000.000											
															MIS
	type WO, o	ffset 0x010	c reset 0x0	000 0000				1				1			
	, type mo, o	noet oxo re	, 10001 0x0												
															IC
I2CMCR,	type R/W, o	ffset 0x020	, reset 0x0	000.000											
										SFE	MFE				LPBK
Inter In	tegrated	Circuit	(I ² C) Into	rfaco											
		Circuit		inace											
I ² C Slav															
I2C Slav	e 0 base: (0x4002.08	00												
I2CSOAR	, type R/W,	offset 0x00	0, reset 0x	0000.0000											
												OAR			
1208080	, type RO, o	ffact 0x004	L react 0x0	000 0000								0,			
1203038,	, туре ко, о	riset uxuu4	, reset uxu	000.0000											
													FBR	TREQ	RREQ
I2CSCSR,	, type WO, c	offset 0x004	4, reset 0x0	000.0000											
															DA
12CSDP (type R/W, of	feat 0x008	rosot 0x00	00 0000											
12030K, 1	type R/W, O	ISEL UXUUU	, Teset UXUU	00.0000											
											DA	ATA			
I2CSIMR,	type R/W, o	offset 0x000	C, reset 0x0	0000.0000											
															IM
	france DO Lofe	fa at 0x010		00.0000											
IZCSRIS,	type RO, of	rset uxu1u,	reset uxuu	00.0000											
															RIS
I2CSMIS,	type RO, of	fset 0x014	, reset 0x00	000.000											
															MIS
1200100	tune MO	Hoot 0:040	roact O. C	00.0000											MIG
120SICR,	type WO, of	nset uxu18	, reset ux00	000.000											
															IC
Contro	ller Area	Network	k (CAN)	Module											
			(0/11)												
	ase: 0x400														
CAN1 ba	ase: 0x400 ase: 0x400	4.1000	0	000 0001											
CAN1 ba	ase: 0x400	4.1000	0, reset 0x0	000.0001											
CAN1 ba	ase: 0x400 ase: 0x400	4.1000	0, reset 0x0	000.0001											
CAN1 ba	ase: 0x400 ase: 0x400	4.1000	0, reset 0x0	000.0001				Test	CCE	DAR		EIE	SIE	IE	INIT
CAN1 ba	ase: 0x400 ase: 0x400	4.1000 offset 0x000						Test	CCE	DAR		EIE	SIE	IE	INIT
CAN1 ba	ase: 0x400 ase: 0x400 , type R/W, c	4.1000 offset 0x000						Test	CCE	DAR		EIE	SIE	IE	INIT
CAN1 ba	ase: 0x400 ase: 0x400 , type R/W, c	4.1000 offset 0x000						Test	CCE	DAR	RxOK	EIE	SIE	IE	INIT

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17	16 0
		offset 0x008			10	9	0	1	0	5	4	3	2	I	U
CANERR,	туре ко,	onset uxuud	, reset uxu	000.0000											
RP				REC							Т	EC			
		offset 0x00C	reset 0x0									20			
	ype 10 11 , 1		, 16361 070	000.2001											
		TSeg2			TS	eg1		S	JW			l B	RP		
CANINT. t	vpe RO. o	ffset 0x010,	reset 0x00	00.0000				1							
,-,	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
							I	ntld				1			
CANTST,	type R/W,	offset 0x014	l, reset 0x0	000.0000											
								Rx	٦	Гх	LBack	Silent	Basic		
CANBRPE	∃, type R/\	V, offset 0x0	18, reset 0	x0000.0000				1			1		1		
													BR	PE	
CANIF1CF	RQ, type F	O, offset 0x	020, reset	0x0000.000	1										
Busy												MN	NUM		
CANIF2CF	RQ, type F	O, offset 0x	080, reset	0x0000.000	1				-						
Busy												MN	NUM		
CANIF1C	MSK, type	RO, offset 0)x024, rese	t 0x0000.00	00			•							
								WRNRD	Mask	Arb	Control	CirintPnd	TxRqstNewDat	DataA	DataB
CANIF2C	MSK, type	RO, offset 0)x084, rese	t 0x0000.00	00										
								WRNRD	Mask	Arb	Control	CirintPnd	TxRqstNewDat	DataA	DataB
CANIF1M	SK1, type	RO, offset 0	x028, reset	t 0x0000.FF	FF										
							Ν	Лsk							
CANIF2M	SK1, type	RO, offset 0	x088, reset	t 0x0000.FF	FF	-		-				-			-
							Ν	/lsk							
CANIF1M	SK2, type	RO, offset 0	x02C, rese	t 0x0000.FF	FF										
MXtd	MDir								Msk						
CANIF2M	SK2, type	RO, offset 0	x08C, rese	t 0x0000.FF	FF			1							
MXtd	MDir								Msk						
CANIF1AF	RB1, type	RO, offset 0	x030, reset	t 0x0000.00	00										
								ID							
CANIF2AF	RB1, type	RO, offset 0	x090, reset	t 0x0000.00	00			1							
								ID							
CANIF1AF	RB2, type	RO, offset 0	x034, reset	t 0x0000.00	00										
	.														
MsgVal	Xtd	Dir							ID						
CANIF2AF	RB2, type	RO, offset 0	x094, reset	t 0x0000.00	00			1							
MsgVal	Xtd	Dir							ID						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
)x038, reset					1							
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB					D	_C	
CANIF2M	CTL, type R	O, offset 0	x098, reset	0x0000.00	000										
NewDet	Mariat	le tDe el	LIN 4 a a la	THE	Dule	DestEr	TuDest	5-D						0	
	MsgLst		UMask x03C, reset		RxIE	RmtEn	TxRqst	EoB					D	LC	
	T, type to	v, onset of	kuse, reset	0,0000.00											
							Da	l ata							
CANIF1DA	A2, type R/\	N, offset 0	x040, reset	0x0000.00	00										
							Da	ata				•			
CANIF1DE	31, type R/\	N, offset 0	k044, reset	0x0000.00	00										
		N - K			~~		Da	ata							
ANIF1DE	52, type R/\	w, onset 0	k048, reset	UXUUUU.00	UU										
							D:	 ata							
CANIF2D4	A1, type R/\	N, offset 0:	k09C, reset	0x0000.00	00										
	, ,,	,	,												
							Da	ata							
CANIF2DA	A2, type R/\	N, offset 0	k0A0, reset	0x0000.00	00										
							Da	ata							
CANIF2DE	31, type R/\	N, offset 0	k0A4, reset	0x0000.00	00										
	22 tune B/	N offect 0		0~000 00	00		Da	ata							
SANIFZUE	32, type R/1	N, offset U	k0A8, reset	0x0000.00	UU										
							Di	 ata							
CANTXRG	Q1, type RO	, offset 0x	100, reset 0	x0000.000	0										
		,													
							TxF	Rqst				1			
CANTXRG	2, type RO	, offset 0x	104, reset 0	x0000.000	0										
							TxF	Rqst							
CANNWD	A1, type R0	D, offset 0x	120, reset	0x0000.000	00										
							Neu	Det.							
	A2 tuno D1) offerst A	124 10000	NV0000 004	10		Nev	vDat							
CANINWD	⊷z, type Rt	, onset 0x	124, reset												
							Nev	 vDat							
CANMSG	1INT, type F	RO, offset (0x140, rese	t 0x0000.0	000										
							Inti	Pnd					_	_	
CANMSG	2INT, type F	RO, offset (0x144, rese	t 0x0000.0	000										
							Inti	Pnd							
CANMSG	1VAL, type	RO, offset	0x160, rese	et 0x0000.(0000										
							Msę	gVal							

31	30	29	28	27	26	25	24	22	22	21	20	19	18	17	16
15	14	13	12	11	10	25	8	23	6	5	20 4	3	2	1	0
	S2VAL, type					Ŭ	ů		0	Ű	-	Ů	-		Ū
	, , , , , , , , , , , , , , , , , , ,														
				1			Ms	l gVal				1			
Analoo	g Compar	ators						-							
	4003.C000														
ACMIS, t	ype R/W1C,	offset 0x0	0, reset 0x	0000.0000											
													IN2	IN1	IN0
ACRIS, ty	ype RO, offs	et 0x04, re	eset 0x0000	0.0000											
													IN2	IN1	IN0
ACINTEN	l, type R/W,	offset 0x0	8, reset 0x(0000.0000											
													IN2	IN1	IN0
ACREFC	TL, type R/V	V, offset 0	x10, reset 0	x0000.0000)										
													=		
				<u> </u>		EN	RNG						VR	EF	
AUSTATO), type RO, c	onset 0x20	, reset 0x0	000.0000											
														OVAL	
ΔΟΟΤΑΤΙ	1, type RO, c	offect 0x40) reset 0x0	000 0000										OVAL	
AUSTATI	r, type KO, C	JIISet 0740	, reset oxo	000.0000											
														OVAL	
ACSTAT2	2, type RO, c	offset 0x60), reset 0x0	000.0000										-	
														OVAL	
ACCTL0,	type R/W, o	ffset 0x24	, reset 0x00	000.0000					1			1			
					AS	RCP					ISLVAL	IS	EN	CINV	
ACCTL1,	type R/W, o	ffset 0x44	, reset 0x00	000.000				-					-		
					AS	RCP					ISLVAL	IS	EN	CINV	
ACCTL2,	type R/W, o	ffset 0x64	, reset 0x00	000.000				1							
											1013/01			0111/	
				<u> </u>	AS	RCP					ISLVAL	IS	EN	CINV	
	Width Mo		(PWM)												
	4002.8000 ., type R/W,		00 react 0	-0000 0000											
PVVIVICIL	., type R/w,	onset uxu	oo, reset of												
														GlobalSync1	GlobalSvn
PWMSYN	NC, type R/W	/, offset 0x	(004. reset	0x0000.000	0							I			
	, ,,,		. ,												
														Sync1	Sync0
PWMENA	ABLE, type F	R/W, offset	t 0x008, res	et 0x0000.(0000							1			
												PWM3En	PWM2En	PWM1En	PWM0E
PWMINVI	ERT, type R/	W, offset	0x00C, rese	et 0x0000.00	000										
												PWM3Inv	PWM2Inv	PWM1Inv	PWM0Ir
PWMFAU	JLT, type R/V	V, offset 0	x010, reset	0x0000.000	00										
												Fault3	Fault2	Fault1	Fault0

4 De R/W, off RO, offset		28 12 , reset 0	27 11 0x0000.000	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
RO, offset		, reset 0	x0000.000	0										
RO, offset														
	0042													IntFault
	0040												IntPWM1	IntPWM
	uxu18, res	set 0x00	00.0000											
														IntFault
													IntPWM1	IntPWM
≺/W1C, of	set 0x01C	C, reset (0x0000.000	00										
														IntFault
													IntPWM1	IntPWM
ype RO, o	ffset 0x02	0, reset	0x0000.00	00										
														Fault
e RO, offs	et 0x040, r	reset 0x0	0000.0000				1							
									CmpBl.lpd	CmpAllod	Load Ind	Debug	Mode	Enable
RO offer	of 0x020 -	asat 0v1	000 0000						Строра	Спраора	Loadopd	Debug	woue	
, no, ons	, UXUUU, I	3381 0X												
									CmpBUpd	CmpAUpd	LoadUpd	Debua	Mode	Enable
pe RO. of	fset 0x044	l. reset (Dx0000.000	00										
. ,.		,												
									IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZer
pe RO, of	fset 0x084	4, reset (0x0000.000	00							1			
									IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZer
RO, offse	t 0x048, re	eset 0x0	000.0000											
									IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
RO, offse	t 0x088, re	eset 0x0	000.0000											
DO -#									IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
RO, offse	t 0x04C, r	eset uxu	0000.0000											
									IntCmpBD	IntCmpBLI	IntCmnAD	IntCmnALL	IntCntl oad	IntCntZerr
RO offse	t 0x08C r	eset Ox(000 0000						Intompoo	Intompbo	intoinp/ ib	intomp/10	Intellizedu	
rte, ense														
									IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZer
pe RO, of	set 0x050	, reset 0	x0000.000	0			1							
						Lo	ad							
pe RO, of	set 0x090	, reset O	x0000.000	0										
						Lo	ad							
ype RO, o	ffset 0x05	i4, reset	0x0000.00	000										
						Co	unt							
ype RO, o	ffset 0x09	94, reset	0x0000.00	000										
						0-	unt							
no PO - 4	in at 0050	-	~~~~	0		Co	uni							
pe KO, of	Set 0X058	, reset 0		10										
						C ~~	mpA							
	RO, offse RO, offse	PRO, offset 0x080, 1 Pre RO, offset 0x084, 1 Pre RO, offset 0x084, 1 RO, offset 0x088, 1 RO, offset 0x088, 1 RO, offset 0x088, 1 RO, offset 0x086, 1 Pre RO, offset 0x086, 1 Pre RO, offset 0x080, 1 Pre RO, 0 Pre R	PRO, offset 0x080, reset 0x Pre RO, offset 0x044, reset 0x Pre RO, offset 0x044, reset 0x RO, offset 0x048, reset 0x0 RO, offset 0x048, reset 0x0 RO, offset 0x048, reset 0x0 RO, offset 0x086, reset 0x0 RO, offset 0x086, reset 0x0 Pre RO, offset 0x086, reset 0x0 Pre RO, offset 0x086, reset 0x0 Pre RO, offset 0x090, rese	rpe RO, offset 0x084, reset 0x0000.000 RO, offset 0x048, reset 0x0000.0000 RO, offset 0x048, reset 0x0000.0000 RO, offset 0x048, reset 0x0000.0000 RO, offset 0x04C, reset 0x0000.0000 Pe RO, offset 0x050, reset 0x0000.000 pe RO, offset 0x090, reset 0x0000.000 ype RO, offset 0x054, reset 0x0000.000 ype RO, offset 0x094, reset 0x0000.000	PRO, offset 0x080, reset 0x0000.0000 rpe RO, offset 0x044, reset 0x0000.0000 rpe RO, offset 0x044, reset 0x0000.0000 rpe RO, offset 0x048, reset 0x0000.0000 RO, offset 0x048, reset 0x0000.0000	a RO, offset 0x080, reset 0x0000.0000 rpe RO, offset 0x044, reset 0x0000.0000 rpe RO, offset 0x084, reset 0x0000.0000 RO, offset 0x048, reset 0x0000.0000 RO, offset 0x088, reset 0x0000.0000 RO, offset 0x086, reset 0x0000.0000 RO, offset 0x086, reset 0x0000.0000 PRO, offset 0x090, reset 0x0000.0000 PRO, offset 0x090, reset 0x0000.0000 PRO, offset 0x094, reset 0x0000.0000 PRO, offset 0x094, reset 0x0000.0000	PRO, offset 0x080, reset 0x0000.0000 rpe RO, offset 0x044, reset 0x0000.0000 rpe RO, offset 0x084, reset 0x0000.0000 RO, offset 0x048, reset 0x0000.0000 RO, offset 0x048, reset 0x0000.0000 RO, offset 0x048, reset 0x0000.0000 RO, offset 0x088, reset 0x0000.0000 RO, offset 0x088, reset 0x0000.0000 RO, offset 0x088, reset 0x0000.0000 RO, offset 0x086, reset 0x0000.0000 RO, offset 0x080, reset 0x0000.0000 RO, offset 0x090, reset 0x0000.0000 RO, offset 0x094, reset 0x0000.0000 RO, offset 0x094, reset 0x0000.0000 RO, offset 0x094, reset 0x0000.0000	a a	a a a a a a a a a a a a a a a a a a a	PRO, offset 0x080, reset 0x0000.0000 CmpBUpd PRO, offset 0x044, reset 0x0000.0000 CmpBUpd PRO, offset 0x044, reset 0x0000.0000 CmpBUpd PRO, offset 0x044, reset 0x0000.0000 IntCmpBD Pro, offset 0x044, reset 0x0000.0000 IntCmpBD Pro, offset 0x044, reset 0x0000.0000 IntCmpBD Pro, offset 0x048, reset 0x0000.0000 IntCmpBD RO, offset 0x046, reset 0x0000.0000 IntCmpBD RO, offset 0x04C, reset 0x0000.0000 IntCmpBD RO, offset 0x04C, reset 0x0000.0000 IntCmpBD RO, offset 0x04C, reset 0x0000.0000 IntCmpBD PRO, offset 0x04C, reset 0x0000.0000 IntCmpBD PRO, offset 0x050, reset 0x0000.0000 IntCmpBD IntCmpBD IntCmpBD PRO, offset 0x050, reset 0x0000.0000 IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD IntCmpBD	Image:	r r	R0, offset 0x080, reset 0x0000.0000 Intempt Intempt	RO, offset 0x080, reset 0x0000.0000 Ideality Ideality

04	00	00	00	07	00	05	04	00	00	04	00	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17	16 0
			x098, reset (5	0	1	0	5	-	5	2		0
	, , , , , , , , , , , , , , , , , , , 	, 011001 0													
							Co	l mpA				1			
PWM0CMP	PB, type RC), offset 0	x05C, reset	0x0000.00	00										
							Co	mpB							
PWM1CMP	PB, type RC), offset 0	x09C, reset	0x0000.00	00										
							Co	mpB							
PWM0GEN	IA, type RC), offset 0	x060, reset	0x0000.00	00										
				ActC	mnPD	ActCr	nnPLL	ActC	mnAD	ActC	mpALL	Acti	ood	Act	Zoro
	A turno BC) offeet 0	x0A0, reset		mpBD	ActCr	прво	ACIC	mpAD	ACIC	mpAU	Acti	load	ACL	Zero
FWINIGEN	а, туре кс	, onset u	XUAU, TESEL	0x0000.00	00			1							
				ActC	mpBD	ActCr	npBU	ActC	mpAD	ActC	mpAU	Actl	_oad	Actz	Zero
PWM0GEN	IB, type RC), offset 0	x064, reset		•				•						
				ActC	mpBD	ActCr	npBU	ActC	mpAD	ActC	mpAU	Actl	oad	Actz	Zero
PWM1GEN	IB, type RC), offset 0	x0A4, reset	0x0000.00	00										
				ActC	mpBD	ActCr	npBU	ActC	mpAD	ActC	mpAU	Actl	oad	Actz	Zero
PWM0DBC	TL, type R	O, offset	0x068, reset	0x0000.0	000										
															Enable
PWM1DBC	TL, type R	O, offset	0x0A8, rese	t 0x0000.0	000										
															Enable
			0x06C, rese	+ 0×0000	000										Enable
	us∟, type i	(O, 0113et	0,000, 1656												
									Rise	eDelay					
PWM1DBR	RISE, type F	RO, offset	0x0AC, res	et 0x0000.	0000										
								1	Rise	eDelay		1			
PWM0DBF	ALL, type I	RO, offset	t 0x070, rese	et 0x0000.	0000										
									Fal	IDelay					
PWM1DBF	ALL, type	RO, offset	t 0x0B0, res	et 0x0000.	0000										
										Delevi					
•	_								⊦al	IDelay					
	t ure Enc e: 0x4002		terface (0	JEI)											
			D, reset 0x00	00.0000											
QEICTL, TY	pe R/W, OT	1961 0X000	, reset uxut												
			STALLEN	INVI	INVB	INVA		VelDiv		VelEn	ResMode	CapMode	SiaMode	Swap	Enable
QEISTAT, t	ype RO, of	fset 0x004	4, reset 0x00										J	- 17	
														Direction	Error
QEIPOS, ty	/pe R/W, of	fset 0x00	8, reset 0x0	000.0000											
							Po	sition							
							Po	sition							
QEIMAXPO	OS, type R/	W, offset	0x00C, rese	t 0x0000.0	000										
								xPos							
							Ma	xPos							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QEILOAD,	, type R/W,	offset 0x0 ⁴	10, reset 0x	0000.0000											
							Lo	ad							
								bad							
OFITING															
QEITIME,	type RO, o	nset uxu14	l, reset 0x00	000.000											
								me							
							Ti	me							
QEICOUN	T, type RO	offset 0x0	18, reset 0	<0000.0000											
							Co	ount							
							Co	ount							
QEISPEED	D. type RO.	offset 0x0	1C, reset 0	×0000.0000											
	-, ., .,		,				Sn	eed							
								eed							
							зþ	eeu							
QEIINTEN	, type R/W,	offset 0x0	20, reset 0>	(0000.0000											
												IntError	IntDir	IntTimer	IntIndex
QEIRIS, ty	/pe RO, off	set 0x024,	reset 0x000	00.000											
												IntError	IntDir	IntTimer	IntIndex
		offect 0x0	28, reset 0>	~0000 0000											
G⊏1130, ty	pe n/wro,	Unset UXU	20, reset 0	0000.0000											
												IntError	IntDir	IntTimer	IntIndex

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S2620-IQC25	Stellaris [®] LM3S2620 Microcontroller
LM3S2620-IQC25(T)	Stellaris [®] LM3S2620 Microcontroller

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference_design_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:

http://www.luminarymicro.com/products/evaluation_kits/

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/boards.html

See the Luminary Micro website for the latest tools available or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the

Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3