

## K9F1608W0A-TCB0, K9F1608W0A-TIB0

## FLASH MEMORY

### Document Title

2M x 8 Bit NAND Flash Memory

### Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial issue.	April 10th 1998	Preliminary
1.0	Data Sheet 1998.	July 14th 1998	Final
1.1	Data Sheet 1999. 1) Added $\overline{CE}$ dont care mode during the data-loading and reading	April 10th 1999	Final
1.2	1) Revised real-time map-out algorithm(refer to technical notes)	July 23th 1999	Final
1.3	Changed device name - KM29W16000AT -> K9F1608W0A-TCB0 - KM29W16000AIT -> K9F1608W0A-TIB0	Sep.15th 1999	Final

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.

## 2M x 8 Bit NAND Flash Memory

## FEATURES

- Voltage Supply : 2.7V ~ 5.5V
- Organization
  - Memory Cell Array : (2M + 64K)bit x 8bit
  - Data Register : (256 + 8)bit x 8bit
- Automatic Program and Erase
  - Page Program : (256 + 8)Byte
  - Block Erase : (4K + 128)Byte
  - Status Register
- 264-Byte Page Read Operation
  - Random Access : 10μs(Max.)
  - Serial Page Access : 80ns(Min.)
- Fast Write Cycle Time
  - Program time : 250μs(typ.)
  - Block Erase time : 2ms (typ.)
- Command/Address/Data Multiplexed I/O port
- Hardware Data Protection
  - Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
  - Endurance : 1M Program/Erase Cycles
  - Data Retention : 10 years
- Command Register Operation
- 44(40) - Lead TSOP Type II (400mil / 0.8 mm pitch)
  - Forward Type


## GENERAL DESCRIPTION

The K9F1608W0A is a 2M(2,097,152)x8bit NAND Flash Memory with a spare 64K(65,536)x8bit. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation programs the 264-byte page in typically 250μs and an erase operation can be performed in typically 2ms on a 4K-byte block.

Data in the page can be read out at 80ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command inputs. The on-chip write controller automates all program and erase system functions, including pulse repetition, where required, and internal verify and margining of data. Even the write-intensive systems can take advantage of the K9F1608W0A extended reliability of 1,000,000 program/erase cycles by providing either ECC(Error Correction Code) or real time mapping-out algorithm. These algorithms have been implemented in many mass storage applications and also the spare 8bytes of a page combined with the other 256 bytes can be utilized by system-level ECC.

The K9F1608W0A is an optimum solution for large nonvolatile storage application such as solid state storage, digital voice recorder, digital still camera and other portable applications requiring nonvolatility.

## PIN CONFIGURATION



## PIN DESCRIPTION

Pin Name	Pin Function
I/O0 ~ I/O7	Data Inputs/Outputs
CLE	Command Latch Enable
ALE	Address Latch Enable
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{RE}}$	Read Enable
$\overline{\text{WE}}$	Write Enable
$\overline{\text{WP}}$	Write Protect
GND	Ground Input
R/B	Ready/Busy output
Vcc	Power(2.7V~5.5V)
VccQ	Output Buffer Power(2.7V~5.5V)
Vss	Ground
N.C	No Connection

**NOTE :** Connect all Vcc,VccQ and Vss pins of each device to power supply outputs.  
Do not leave Vcc or Vss disconnected.

Figure 1. FUNCTIONAL BLOCK DIAGRAM





Figure 2. ARRAY ORGANIZATION



	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	Column Address Row Address (Page Address)
1st Cycle	A0	A1	A2	A3	A4	A5	A6	A7	
2nd Cycle	A8	A9	A10	A11	A12	A13	A14	A15	
3rd Cycle	A16	A17	A18	A19	A20	*X	*X	*X	

NOTE : A12 to A20 : Block Address

\* : X can be V<sub>IL</sub> or V<sub>IH</sub>.

**PRODUCT INTRODUCTION**

The K9F1608W0A is a 16.5Mbit(17,301,504 bit) memory organized as 8192 rows by 264 columns. Spare eight columns are located from column address of 256 to 263. A 264-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of the 16 pages formed by one NAND structures, totaling 2,112 NAND structures of 16 cells. The array organization is shown in Figure 2. The program and read operations are executed on a page basis, while the erase operation is executed on block basis. The memory array consists of 512 separately or grouped erasable 4K-byte blocks. It indicates that the bit by bit erase operation is prohibited on the K9F1608W0A.

The K9F1608W0A has addresses multiplexed into 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing  $\overline{WE}$  to low while  $\overline{CE}$  is low. Data is latched on the rising edge of  $\overline{WE}$ . Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except for Block Erase command which requires two cycles : a cycle for erase-setup and another for erase-execution after block address loading. The 2M byte physical space requires 21 addresses, thereby requiring three cycles for byte-level addressing : column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9F1608W0A.

**Table 1. COMMAND SETS**

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Sequential Data Input	80h	-	
Read 1	00h	-	
Read 2	50h	-	
Read ID	90h	-	
Reset	FFh	-	O
Page Program	10h	-	
Block Erase	60h	D0h	
Read Status	70h	-	O

**PIN DESCRIPTION****Command Latch Enable(CLE)**

The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the  $\overline{WE}$  signal.

**Address Latch Enable(ALE)**

The ALE input controls the path activation for address and input data to the internal address/data register. Addresses are latched on the rising edge of  $\overline{WE}$  with ALE high, and input data is latched when ALE is low.

**Chip Enable( $\overline{CE}$ )**

The  $\overline{CE}$  input is the device selection control. When  $\overline{CE}$  goes high during a read operation the device is returned to standby mode. However, when the device is in the busy state during program or erase,  $\overline{CE}$  high is ignored, and does not return the device to standby mode.

**Write Enable( $\overline{WE}$ )**

The  $\overline{WE}$  input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the  $\overline{WE}$  pulse.

**Read Enable( $\overline{RE}$ )**

The  $\overline{RE}$  input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of  $\overline{RE}$  which also increments the internal column address counter by one.

**I/O Port : I/O 0 ~ I/O 7**

The I/O pins are used to input command, address and data, and to outputs data during read operations. The I/O pins float to high-z when the chip is deselected or the outputs are disabled.

**Write Protect ( $\overline{WP}$ )**

The  $\overline{WP}$  pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the  $\overline{WP}$  pin is active low.

**Ready/Busy( $\overline{R/B}$ )**

The  $\overline{R/B}$  output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and return to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or outputs are disabled.

**Power Line(Vcc & Vccq)**

The Vccq is the power supply for I/O interface logic. It is electrically isolated from main power line(Vcc=2.7~5.5V) for supporting 5V tolerant I/O with 5V power supply at Vccq.

## ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rating	Unit
Voltage on any pin relative to Vss		V <sub>IN</sub>	-0.6 to +7.0	V
Temperature Under Bias	K9F1608W0A-TCB0	T <sub>BIAS</sub>	-10 to +125	°C
	K9F1608W0A-TIB0		-40 to +125	
Storage Temperature		T <sub>STG</sub>	-65 to +150	°C
Short Circuit Output Current		I <sub>OS</sub>	5	mA

## NOTE :

1. Minimum DC voltage is -0.3V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.  
Maximum DC voltage on input/output pins is V<sub>CCQ</sub>+0.3V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, K9F1608W0A-TCB0: T<sub>A</sub>=0 to 70°C, K9F1608W0A-TIB0: T<sub>A</sub>=-40 to 85°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V <sub>CC</sub>	2.7	-	5.5	V
Supply Voltage	V <sub>CCQ</sub> <sup>1)</sup>	2.7	-	5.5	V
Supply Voltage	V <sub>SS</sub>	0	0	0	V

NOTE : 1. V<sub>CC</sub> and V<sub>CCQ</sub> pins are separator each other.

## DC AND OPERATING CHARACTERISTICS(Recommended operating conditions otherwise noted.)

Parameter		Symbol	Test Conditions	V <sub>CC</sub> =2.7V ~ 3.6V			V <sub>CC</sub> =3.6V ~ 5.5V			Unit
				Min	Typ	Max	Min	Typ	Max	
Operating Current	Sequential Read	I <sub>CC1</sub>	t <sub>cycle</sub> =80ns, $\overline{CE}=V_{IL}$ , I <sub>OUT</sub> =0mA	-	10	20	-	15	30	mA
	Program	I <sub>CC2</sub>	-	-	10	20	-	15	30	
	Erase	I <sub>CC3</sub>	-	-	10	20	-	25	40	
Stand-by Current(TTL)		I <sub>SB1</sub>	$\overline{CE}=V_{IH}$ , $\overline{WP}=0V/V_{CC}$	-	-	1	-	-	1	μA
Stand-by Current(CMOS)		I <sub>SB2</sub>	$\overline{CE}=V_{CC}-0.2$ , $\overline{WP}=0V/V_{CC}$	-	5	50	-	5	50	
Input Leakage Current		I <sub>LI</sub>	V <sub>IN</sub> =0 to 5.5V	-	-	±10	-	-	±10	
Output Leakage Current		I <sub>LO</sub>	V <sub>OUT</sub> =0 to 5.5V	-	-	±10	-	-	±10	V
Input High Voltage		V <sub>IH</sub>	I/O Pins	2.0	-	V <sub>CCQ</sub> +0.3	3.0	-	V <sub>CCQ</sub> +0.5	
			Except I/O Pins	2.0	-	V <sub>CC</sub> +0.3	3.0	-	V <sub>CC</sub> +0.5	
Input Low Voltage, All inputs		V <sub>IL</sub>	-	-0.3	-	0.6	-0.3	-	0.8	
Output High Voltage Level		V <sub>OH</sub>	I <sub>OH</sub> =-400μA	2.4	-	-	2.4	-	-	mA
Output Low Voltage Level		V <sub>OL</sub>	I <sub>OL</sub> =2.1mA	-	-	0.4	-	-	0.4	
Output Low Current(R/B)		I <sub>OL</sub> (R/B)	V <sub>OL</sub> =0.4V	8	10	-	8	10	-	

## VALID BLOCK

Parameter	Symbol	Min	Typ.	Max	Unit
Valid Block Number	NvB	502	508	512	Blocks

## NOTE :

1. The K9F1608W0A may include invalid blocks. Invalid blocks are defined as blocks that contain one or more bad bits. Do not try to access these invalid blocks for program and erase. During its lifetime of 10 years and/or 1million program/erase cycles,the minimum number of valid blocks are guaranteed though its initial number could be reduced. (Refer to the attached technical notes)
2. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block

## AC TEST CONDITION

(K9F1608W0A-TCB0:TA=0 to 70°C, K9F1608W0A-TIB0:TA=-40 to 85°C, Vcc=2.7V ~ 5.5V unless otherwise noted)

Parameter	Value	
	Vcc=2.7V ~ 3.6V	Vcc=3.6V ~ 5.5V
Input Pulse Levels	0.4V to 2.4V	0.4V to 3.4V
Input Rise and Fall Times	5ns	
Input and Output Timing Levels	0.8V and 2.0V	
Output Load	1 TTL GATE and	1 TTL GATE and CL = 100pF
	CL=50pF(3.0V+/-10%),100pF(3.0V~3.6V)	

## CAPACITANCE(TA=25°C, Vcc=5.0V f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>IL</sub> =0V	-	10	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	10	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

## MODE SELECTION

CLE	ALE	CE	WE	RE	WP	Mode	
H	L	L		H	X	Read Mode	Command Input
L	H	L		H	X		Address Input(3clock)
H	L	L		H	H	Write Mode	Command Input
L	H	L		H	H		Address Input(3clock)
L	L	L		H	H	Data Input	
L	L	L	H		X	Sequential Read & Data Output	
L	L	L	H	H	X	During Read(Busy)	
X	X	X	X	X	H	During Program(Busy)	
X	X	X	X	X	H	During Erase(Busy)	
X	X <sup>(1)</sup>	X	X	X	L	Write Protect	
X	X	H	X	X	0V/Vcc <sup>(2)</sup>	Stand-by	

NOTE : 1. X can be V<sub>IL</sub> or V<sub>IH</sub>

2. WP should be biased to CMOS high or CMOS low for standby.

## Program/Erase Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Program Time	t <sub>PROG</sub>	-	0.25	1.5	ms
Number of Partial Program Cycles in the Same Page	Nop	-	-	10	cycles
Block Erase Time	t <sub>BERS</sub>	-	2	10	ms

## AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tCLS	20	-	ns
CLE Hold Time	tCLH	40	-	ns
$\overline{\text{CE}}$ Setup Time	tCS	20	-	ns
$\overline{\text{CE}}$ Hold Time	tCH	40	-	ns
WE Pulse Width	tWP	40	-	ns
ALE Setup Time	tALS	20	-	ns
ALE Hold Time	tALH	40	-	ns
Data Setup Time	tDS	30	-	ns
Data Hold Time	tDH	20	-	ns
Write Cycle Time	tWC	80	-	ns
$\overline{\text{WE}}$ High Hold Time	tWH	20	-	ns

## AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	10	$\mu\text{s}$
ALE to $\overline{\text{RE}}$ Delay	tAR	150	-	ns
ALE to $\overline{\text{RE}}$ Delay(read ID)	tAR1	200	-	ns
$\overline{\text{CE}}$ to $\overline{\text{RE}}$ Delay( ID read)	tCR	200	-	ns
Ready to $\overline{\text{RE}}$ Low	tRR	20	-	ns
$\overline{\text{WE}}$ High to Busy	tWB	-	200	ns
Read Cycle Time	tRC	80	-	ns
$\overline{\text{RE}}$ Access Time	tREA	-	45	ns
$\overline{\text{RE}}$ High to Output Hi-Z	tRHZ	5	20	ns
$\overline{\text{CE}}$ High to Output Hi-Z	tCHZ	-	30	ns
$\overline{\text{RE}}$ High Hold Time	tREH	20	-	ns
Output Hi-Z to $\overline{\text{RE}}$ Low	tIR	0	-	ns
Last RE High to Busy(at sequential read)	tRB	-	200	ns
$\overline{\text{CE}}$ High to Ready(in case of interception by $\overline{\text{CE}}$ at read) <sup>(1)</sup>	tCRY	-	$100 + t_r(R/\overline{B})^{(2)}$	ns
$\overline{\text{CE}}$ High Hold Time(at the last serial read) <sup>(3)</sup>	tCEH	250	-	ns
$\overline{\text{RE}}$ Low to Status Output	tRSTO	-	45	ns
$\overline{\text{CE}}$ Low to Status Output	tCSTO	-	55	ns
$\overline{\text{RE}}$ High to $\overline{\text{WE}}$ Low	tRHW	0	-	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	tWHR	50	-	ns
Device Resetting Time(Read/Program/Erase)	tRST	-	5/10/500	$\mu\text{s}$

NOTE : 1. If  $\overline{\text{CE}}$  goes high within 30ns after the rising edge of the last  $\overline{\text{RE}}$ ,  $R/\overline{B}$  will not return to Vol.

2. The time to Ready depends on the value of the pull-up resistor tied R/B pin.

3. To break the sequential read cycle, CE must be held high for longer time than tCEH.



## NAND Flash Technical Notes

### Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. Typically, an invalid block will contain a single bad bit. The information regarding the invalid block(s) is called as the invalid block information. **The invalid block information is written to the 1st or the 2nd page of the invalid block(s) with 00h data.** Devices with invalid block(s) have the same quality level or as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block of the NAND Flash, however, is fully guaranteed to be a valid block.

### Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block information is written prior to shipping. **Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 1). Any intentional erasure of the original invalid block information is prohibited.**




Figure 1. Flow chart to create invalid block table.


**NAND Flash Technical Notes (Continued)****Error in write or read operation**



Over its life time, the additional invalid blocks may occur. Through the tight process control and intensive testing, Samsung minimizes the additional block failure rate, which is projected below 0.1% up until 1million program/erase cycles. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase --> Block Replacement
	Program Failure	Status Read after Program --> Block Replacement Read back ( Verify after Program) --> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction


**ECC**

: Error Correcting Code --> Hamming Code etc.  
Example) 1bit correction & 2bit detection

**Program Flow Chart**

*NAND Flash Technical Notes (Continued)***Erase Flow Chart****Read Flow Chart**



**\*** : If erase operation results in an error, map out the failing block and replace it with another block.

**Block Replacement**


When the error happens in Block "A", try to write the data into another Block "B" by reloading from an external buffer. Then, prevent further system access to Block "A"(by creating a "invalid block" table or other appropriate scheme.)

**System Interface Using  $\overline{\text{CE}}$  dont-care.**


For a easier system interface,  $\overline{\text{CE}}$  may be inactive during the data-loading or sequential data-reading as shown below. The internal 256byte page registers are utilized as seperate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating  $\overline{\text{CE}}$  during the data-loading and reading would provide significant savings in power consumption.

**Figure 3. Program Operation with  $\overline{\text{CE}}$  dont-care.****Figure 4. Read Operation with  $\overline{\text{CE}}$  dont-care.**



## \* Command Latch Cycle



## \* Address Latch Cycle




## \* Input Data Latch Cycle


\* Sequential Out Cycle after Read ( $CLE=L$ ,  $\overline{WE}=H$ ,  $ALE=L$ )


**NOTES :** Transition is measured  $\pm 200\text{mV}$  from steady state voltage with load.  
This parameter is sampled and not 100% tested.

## \* Status Read Cycle




## READ1 OPERATION(READ ONE PAGE)




READ1 OPERATION (INTERCEPTED BY  $\overline{CE}$ )

## READ2 OPERATION (READ ONE PAGE)







## SEQUENTIAL ROW READ OPERATION




## PAGE PROGRAM OPERATION



## BLOCK ERASE OPERATION(ERASE ONE BLOCK)



## MANUFACTURE &amp; DEVICE ID READ OPERATION



## DEVICE OPERATION

### PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00H to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Three types of operations are available : random read, sequential page read and sequential row read.

The random read mode is enabled when the page address is changed. The 264 bytes of data within the selected page are transferred to the data registers in less than  $10\mu\text{s}(t_R)$ . The CPU can detect the completion of this data transfer( $t_R$ ) by analyzing the output of  $\overline{\text{R/B}}$  pin. Once the data in a page is loaded into the registers, they may be read out in 80ns cycle time by sequentially pulsing  $\overline{\text{RE}}$  with  $\overline{\text{CE}}$  staying low. High to low transitions of the  $\overline{\text{RE}}$  clock output the data starting from the selected column address up to the last column address(column 264).

After the data of last column address is clocked out, the next page is automatically selected for sequential read.

Waiting  $10\mu\text{s}$  again allows for reading of the page. The sequential row read operation is terminated by bringing  $\overline{\text{CE}}$  to high. The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of bytes 256 to 263 may be selectively accessed by writing the Read2 command. Addresses  $A_0$  to  $A_2$  set the starting address of the spare area while addresses  $A_3$  to  $A_7$  are ignored. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare eight bytes of each page may be sequentially read. The Read1 command(00H) is needed to move the pointer back to the main area. Figures 3 thru 6 show typical sequence and timings for each read operation.

Figure 3. Read1 Operation




Figure 4. Read2 Operation




Figure 5. Sequential Row Read1 Operation





Figure 6. Sequential Row Read2 Operation




### PAGE PROGRAM

The device is programmed basically on a page basis. But it also allows multiple partial page programming of a byte or consecutive bytes up to 264 may be programmed in a single page program cycle. The number of partial page programming operation in the same page without an intervening erase operation must not exceed ten. The addressing may be done in random order in a block. A page program cycle consist of a serial data loading period in which up to 264 bytes of data must be loaded into the device, and nonvolatile programming period in which the loaded data is programmed into the appropriate cell.

The sequential data loading period begins by inputting the Serial Data Input command(80H), followed by the three cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded.

In order to program the bytes in the spare columns of 256 to 263, the pointer should be set to the spare area by writing the Read 2 command(50H) to the command register. The pointer remains in the spare area unless the Read 1 command(00H) is entered to return to the main area. The Page Program confirm command(10H) initiates the programming process. Writing 10H alone without previously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the CPU for other tasks. Once the program process starts, the Status Register may be read RE and  $\overline{CE}$  low after the Read Status command(70H) is written to it. The CPU can detect the completion of program cycle by monitoring the  $\overline{R/B}$  output, or the Status bit( $I/O_6$ ) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit( $I/O_0$ ) may be checked(Figure 7). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.


Figure 7. Program &amp; Read Status Operation



**BLOCK ERASE**

The Erase operation is done on a block(4K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60H). Only address A<sub>12</sub> to A<sub>20</sub> is valid while A<sub>8</sub> to A<sub>11</sub> is ignored. The Erase Confirm command(D0H) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of  $\overline{WE}$  after the erase confirm command input, the internal write controller handles erase, erase-verify and pulse repetition where required. When the erase operation is complete, the Write Status Bit(I/O<sub>0</sub>) may be checked. Figure 8 details the sequence.

**Figure 8. Block Erase Operation****READ STATUS**


The device contains a Status Register which may be read to find out whether program or erase operation is complete, and whether the program or erase operation is completed successfully. After writing 70H command to the command register, a read cycle outputs the contents of the Status Register to the I/O pins on the falling edge of  $\overline{CE}$  or  $\overline{RE}$ , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when  $\overline{R/B}$  pins are common-wired.  $\overline{RE}$  or  $\overline{CE}$  does not need to be toggled for updated status. Refer to table 2 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00H or 50H) should be given before sequential page read cycle.

**Table2. Status Register Definition**


SR	Status	Definition
I/O <sub>0</sub>	Program / Erase	"0" : Successful Program / Erase
		"1" : Error in Program / Erase
I/O <sub>1</sub>	Reserved for Future Use	"0"
I/O <sub>2</sub>		"0"
I/O <sub>3</sub>		"0"
I/O <sub>4</sub>		"0"
I/O <sub>5</sub>		"0"
I/O <sub>6</sub>	Device Operation	"0" : Busy      "1" : Ready
I/O <sub>7</sub>	Write Protect	"0" : Protected      "1" : Not Protected

**READ ID**

The device contains a product identification mode, initiated by writing 90H to the command register, followed by an address input of 00H. Two read cycles sequentially output the manufacture code(ECH), and the device code (EAH) respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 9 shows the operation sequence.

**Figure 9. Read ID Operation****RESET**


The device offers a reset feature, executed by writing FFH to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0H when WP is high. Refer to table 3 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for  $t_{\text{RST}}$  after the Reset command is written. Reset command is not necessary for normal operation. Refer to Figure 10 below.

**Figure 10. RESET Operation****Table3. Device Status**

	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command

**READY/BUSY**

The device has a  $\overline{\text{R/B}}$  output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The  $\overline{\text{R/B}}$  pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more  $\overline{\text{R/B}}$  outputs to be Or-tied. An appropriate pull-up resistor is required for proper operation and the value may be calculated by the following equation.



$$R_p = \frac{V_{cc}(\text{Max.}) - V_{OL}(\text{Max.})}{I_{OL} + \Sigma I_L} = \frac{\text{Note}^*}{8\text{mA} + \Sigma I_L}$$


where  $I_L$  is the sum of the input currents of all devices tied to the  $\overline{\text{R/B}}$  pin.

\*Note: K9F1608W0A : 5.1V When  $V_{cc}=3.6\text{V}\sim 5.5\text{V}$   
3.2V When  $V_{cc}=2.7\text{V}\sim 3.6\text{V}$

**DATA PROTECTION**

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever  $V_{cc}$  is below about 2V.  $\overline{\text{WP}}$  pin provides hardware protection and is recommended to be kept at  $V_{IL}$  during power-up and power-down as shown in Figure 11. The two step command sequence for program/erase provides additional software protection.

**Figure 11. AC Waveforms for Power Transition**





#### 44(40) LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)

Unit :mm/Inch

