# 32Mx16 Mobile SDRAM 54CSP 1/CS (VDD/VDDQ 3.0V/3.0V or 3.3V/3.3V)

Revision 1.2

December 2002



Rev. 1.2 Dec. 2002

# 8M x 16Bit x 4 Banks Mobile SDRAM

### FEATURES

- 3.0V power supply
- LVCMOS compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - -. CAS latency (1 & 2 & 3)
  - -. Burst length (1, 2, 4, 8 & Full page)
  - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (8K cycle)
- 1 /CS Support.
- Commercial Temperature Operation (-25°C ~ 70°C). Extended Temperature Operation (-25°C ~ 85°C). Industrial Temperature Operation (-40°C ~ 85°C).
- 54balls DDP CSP

## FUNCTIONAL BLOCK DIAGRAM

### **GENERAL DESCRIPTION**

The K4S511633C is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

### ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package		
K4S511633C-YL/N80	125MHz(CL=3)				
	100MHz(CL=2)				
K4S511633C-YL/N1H	100MHz(CL=2)	LVCMOS	54 CSP		
K4S511633C-YL/N1L	100MHz(CL=3) <sup>*1</sup>				


- YN : Low Power, Operating Temp : -25°C ~ 85 °C.

```
- YL : Low Power, Operating Temp : -25°C ~ 70°C.
```

```
- YP : Low Power, Operating Temp : -40 ^{\circ}\text{C} ~ 85 ^{\circ}\text{C}.
```


Note :

1. In case of 33MHz Frequency, CL1 can be supported.





# Package Dimension and Pin Configuration



< Top View<sup>\*2</sup> >

	54Ball(6x9) CSP										
	1	2 3		7	8	9					
А	Vss	DQ15	Vssq	Vddq	DQ0	Vdd					
В	DQ14	DQ13	Vddq	Vssq	DQ2	DQ1					
С	DQ12	DQ11	Vssq	Vddq	DQ4	DQ3					
D	DQ10	DQ9	Vddq	Vssq	DQ6	DQ5					
E	DQ8	NC	Vss	Vdd	LDQM	DQ7					
F	UDQM	CLK	CKE	CAS	RAS	WE					
G	A12	A11	A9	BA0	BA1	CS					
Н	A8	A7	A6	A0	A1	A10					
J	Vss	A5	A4	A3	A2	Vdd					

Pin Name	Pin Function
CLK	System Clock
CS	Chip Select
CKE	Clock Enable
A0 ~ A12	Address
BA0 ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
Vdd/Vss	Power Supply/Ground
Vddq/Vssq	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Тур	Max
А	1.00	1.10	1.30
A <sub>1</sub>	0.27	0.32	0.37
E	-	9.50	-
E <sub>1</sub>	-	6.40	-
D	-	15.50	-
D <sub>1</sub>	-	6.40	-
е	-	0.80	-
b	0.40	0.45	0.50
Z	-	-	0.10



### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тятс	-55 ~ +150	°C
Power dissipation	Po	1	W
Short circuit current	los	50	mA

#### Notes :

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

### **DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to Vss = 0V, TA =Commercial, Extended and Industrial)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd	2.7	3.0	3.6	V	
Supply vollage	Vddq	2.7	3.0	3.6	V	
Input logic high voltage	Viн	2.2	3.0	Vddq+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.5	V	2
Output logic high voltage	Voн	2.4	-	-	V	Іон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	Iol = 2mA
Input leakage current	ILI	-10	-	10	uA	3

#### Notes :

2. VL (min) = -2.0V AC. The undershoot voltage duration is  $\leq$  3ns.

3. Any input  $0V \le V \le V \ge V$ DDQ.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with tri-state outputs.

4. Dout is disabled,  $0V \le V_{OUT} \le V_{DDQ}$ .

### **CAPACITANCE** (VDD = 3.0V, TA = $23^{\circ}C$ , f = 1MHz, VREF = $0.9V \pm 50 \text{ mV}$ )

Pin	Symbol	Min	Мах	Unit	Note
Clock	Ссік	3.0	9.0	рF	
RAS, CAS, WE, CS, CKE	Cin	3.0	9.0	рF	
DQM	Сім	1.5	4.5	рF	
Address	CADD	3.0	9.0	pF	
DQ0 ~ DQ15	Соит	3.0	6.5	рF	



<sup>1.</sup> VIH (max) = 5.3V AC. The overshoot voltage duration is  $\leq$  3ns.

### DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA =Commercial, Extended and Industrial)

Parameter	Symbol	Test Condition			Version		Unit	Note
Farameter	Symbol	Test Condition		-80	-1H	-1L	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst length = 1 trc ≥ trc(min) lo = 0 mA		160	155	145	mA	1
Precharge Standby Current	Icc2P	CKE ≤ VI∟(max), tcc = 10ns			mA			
in power-down mode	Icc2PS	CKE & CLK ≤ V⊫(max), tcc = ∞			2			
Precharge Standby Current	Icc2N	Input signals are changed one time during 20ns						
in non power-down mode	Icc2NS	CKE ≥ V⊮(min), CLK ≤ V⊩(max), tcc = Input signals are stable			mA			
Active Standby Current	ІссзР	CKE ≤ VI∟(max), tcc = 10ns				mA		
in power-down mode						15		
Active Standby Current in non power-down mode	ІссзN	$CKE \ge VIH(min), \overline{CS} \ge VIH(min), tcc = 1$ Input signals are changed one time due		50			mA	
(One Bank Active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = Input signals are stable	45			mA		
Operating Current (Burst Mode)	Icc4	Io = 0 mA Page burst 4Banks Activated tccD = 2CLKs	Page burst Banks Activated		210	210	mA	1
Refresh Current	Icc5	trc ≥ trc(min)	350	335	305	mA	2	
			-YL					3
Self Refresh Current	ICC6	CKE ≤ 0.2V -YN		1800			uA	4
			-YP					5

#### Notes :

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. K4S511633C-YL\*\*
- 4. K4S511633C-YN\*\*
- 5. K4S511633C-YP\*\*
- 6. Unless otherwise noted, input swing level is CMOS(ViH /ViL=VDDQ/VSSQ)





# K4S511633C-YL/N/P

# **CMOS SDRAM**

### AC OPERATING TEST CONDITIONS (VDD = 2.7V ~ 3.6V, TA = Commercial, Extended and Industrial)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig. 2	





(Fig. 2) AC output load circuit

(Fig. 1) DC output load circuit

### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Version		Unit	Note	
Farameter		Symbol	- 80	-1H	-1L	Unit	Note	
Row active to row active delay	ve to row active delay		16	20	20	ns	1	
RAS to CAS delay		trcd (min)	20	20	24	ns	1	
Row precharge time		trp(min)	20	20	24	ns	1	
Row active time		tras(min)	48	50	60	ns	1	
Row active time		tras(max)	100			us		
Row cycle time		trc(min)	68	70	84	ns	1	
Last data in to row precharge		trdl(min)	2			CLK	2,3	
Last data in to Active delay		tdal (min)		tRDL + tRP			3	
Last data in to new col. address	delay	tcol(min)		1		CLK	2	
Last data in to burst stop		tвo∟(min)		1		CLK	2	
Col. address to col. address del	ау	tccd (min)		1		CLK	4	
	CAS lat	ency=3	2					
Number of valid output data	CAS lat	ency=2				ea	5	
	CAS lat	ency=1		-	0			

#### Notes :

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

2. Minimum delay is required to complete write.

3. Minimum tRDL=2CLK and tDAL(=tRDL + tRP) is required to complete both of last data wite command(tRDL) and precharge command(tRP). tRDL=1CLK can be supported only in the case under 100MHz with manual precharge mode.

4. All parts allow every cycle column address change.

5. In case of row precharge interrupt, auto precharge and read burst stop.



# K4S511633C-YL/N/P

# **CMOS SDRAM**

Paramete	r	Symbol -	-8	30	-1	Н	-1	L	Unit	Note
Faiallete		Symbol	Min	Max	Min	Max	Min	Max	Onit	Note
	CAS latency=3		8		10		10			
CLK cycle time	CAS latency=2	tcc	10	1000	10	1000	12	1000	ns	1
	CAS latency=1		-		-		25			
	CAS latency=3			6		7		7		
CLK to valid output delay	CAS latency=2	tsac		7		7		8	ns	1,2
	CAS latency=1			-		-		20		
Output data hold time	CAS latency=3	toн	2.5		2.5		2.5		ns	2
	CAS latency=2		2.5		2.5		2.5			
	CAS latency=1		-		-		2.5			
CLK high pulse width		tсн	2.5		3		3		ns	3
CLK low pulse width		tc∟	2.5		3		3		ns	3
Input setup time		tss	2.0		2.5		2.5		ns	3
Input hold time		tsн	1.0		1.5		1.5		ns	3
CLK to output in Low-Z		ts∟z	1		1		1		ns	2
	CAS latency=3			6		7		7		
CLK to output in Hi-Z	CAS latency=2	tsнz		7		7		8	ns	
	CAS latency=1			-		-		20		

#### AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

#### Notes :

1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

#### Notes :

- This is to advise Samsung customers that, in accordance with certain terms of an agreement, Samsung is prohibited from selling any DRAM products configured in "Multi-Die Plastic" format for use as components in general and scientific computers, such as mainframes, servers, work stations or desk top personal computers (hereinafter "Prohibited Computer Use"). Applications such as mobile, including cell phones, telecom, including televisions and display monitors, or non-desktop computer systems, including laptops, notebook computers, are, however, permissible. "Multi-Die Plastic" is defined as two or more DRAM die encapsulated within a single plastic leaded package.
- Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.



# K4S511633C-YL/N/P

# CMOS SDRAM

### SIMPLIFIED TRUTH TABLE

CC	OMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	<b>B A</b> 0,1	A10/AP	A11, A12, A9 ~ A0	Note
Register	Mode Regis	ter Set	Н	Х	L	L	L	L	Х		OP CODE		1, 2
	Auto Refres	h	Н	Н		L	L	н	х		Х		3
Refresh	0.11	Entry		L					^		~		3
Kellesh	Self Refresh	Exit	L	н	L	н	н	Н	х		х		3
			L		Н	Х	Х	Х	^		Λ		3
Bank Active & Row	w Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	Address	
Read &	Auto Precha	arge Disable	Н	х	L	н	L	н	х	V	L	Column Address	4
Column Address	Auto Precha	arge Enable	п	^					^	v	Н	(A0~A9)	4, 5
Write &	Auto Precha	arge Disable	Н	x	L	н		L	х	V	L	Column Address	4
Column Address Auto Precharge Enable			^		п	L		. ^	v	Н	(Ao~ A9)	4, 5	
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank Select	ion	Н	х	1	L	н	L	х	V	L	х	
Flecharge	All Banks		п	^						ХН		^	
		Entry	Н		Н	Х	Х	Х	х				
Clock Suspend or Active Power Dow		Entry	п	L	L	V	V	V	^	х			
		Exit	L	Н	Х	Х	Х	Х	Х				
		Fratric	Н	L	н	Х	Х	Х	х				
Dracharga Dawar	Down Mode	Entry	п		L	Н	Н	Н	^				
Precharge Power	Precharge Power Down Mode			н	Н	Х	Х	Х	v		Х		
Exit		L		L	V	V	V	X					
DQM			Н			Х			V		Х		7
No Operation Car	nmand		Н	~	н	Х	Х	Х	х		v		
No Operation Con	nmano		п	Х	L	н	н	н	^		Х		

Notes :

1. OP Code : Operand Code

Ao ~ A12 & BAo ~ BA1 : Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

- Auto refresh functions are the same as CBR refresh of DRAM.
  The automatical precharge without row precharge command is meant by "Auto".
  Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1 : Bank select addresses.

If both BA<sub>0</sub> and BA<sub>1</sub> are "Low" at read, write, row active and precharge, bank A is selected. If BA<sub>0</sub> is "Low" and BA<sub>1</sub> is "High" at read, write, row active and precharge, bank B is selected. If BA<sub>0</sub> is "High" and BA<sub>1</sub> is "Low" at read, write, row active and precharge, bank C is selected. If both BA<sub>0</sub> and BA<sub>1</sub> are "High" at read, write, row active and precharge, bank D is selected. If A<sub>10</sub>/AP is "High" at row precharge, BA<sub>0</sub> and BA<sub>1</sub> are ignored and all banks are selected.

- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
- New row active of the associated bank can be issued at  $\ensuremath{\mathsf{tRP}}$  after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)