

#### **General Description**

The MAX7317 serial-interfaced peripheral provides microprocessors with 10 I/O ports rated to 7V. Each port can be individually configured as either an opendrain output, or an overvoltage-protected Schmitt input.

The MAX7317 supports hot insertion. All port pins remain high impedance in power-down (V+=0V) with up to 8V asserted on them.

The MAX7317 is available in 16-pin thin QFN and QSOP packages and operates in the -40°C to +125°C range.

For a similar part with constant-current outputs and 8-bit PWM controls, refer to the MAX6966/MAX6967 data sheet.

#### **Applications**

Portable Equipment

Cellular Phones White Goods

Industrial Controllers

Automotive

System Monitoring

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.


#### **Features**

- ♦ High-Speed, 26MHz SPITM-/QSPI-TM/MICROWIRETM-**Compatible Serial Interface**
- ♦ 2.25V to 3.6V Operation
- ♦ I/O Port Inputs are Overvoltage Protected to 7V
- ♦ I/O Port Outputs are 7V-Rated Open Drain
- ♦ I/O Ports Support Hot Insertion
- ♦ 0.7µA (typ), 1.9µA (max) Standby Current
- ♦ Tiny 3mm x 3mm, 0.8mm High Thin QFN Package
- ♦ -40°C to +125°C Temperature Range


#### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	PKG CODE
MAX7317ATE	-40°C to +125°C	16 Thin QFN 3mm x 3mm x 0.8mm	ACH	T1633-4
MAX7317AEE	-40°C to +125°C	16 QSOP	_	_

#### **Typical Application Circuit**



### **Pin Configurations**



Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) 16-Pin Thin QFN	
(derate 14.7mW/°C above +70°C)	1176mW
16-Pin QSOP (derate 8.3mW/°C above +7	'0°C)667mW
Operating Temperature Range	
(T <sub>MIN</sub> to T <sub>MAX</sub> )	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Typical Operating Circuit, V+ = 2.25V to 3.6V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+ = 3.3V,  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDIT	TIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	V+			2.25		3.60	V
Output Load External Supply Voltage P0-P9	V <sub>EXT</sub>					7	V
		All II is a literature	T <sub>A</sub> = +25°C		0.70	1.5	
Standby Current (Interface Idle)	ISTBY	All digital inputs at V+ or GND	$T_A = T_{MIN} \text{ to } +85^{\circ}\text{C}$			1.7	μΑ
(interface rule)		or and	$T_A = T_{MIN}$ to $T_{MAX}$			1.9	
		fsclk = 26MHz; other	$T_A = +25^{\circ}C$		385	620	
Supply Current	l <sub>+</sub>	digital inputs at V+ or	$T_A = T_{MIN}$ to +85°C			680	μΑ
		GND; DOUT unloaded	$T_A = T_{MIN}$ to $T_{MAX}$			730	
Input High Voltage (P0-P9, DIN, SCLK, CS)	VIH	P0-P9 output register se	0.7 x V+			V	
Input Low Voltage (P0-P9, DIN, SCLK, $\overline{\text{CS}}$ )	VIL	P0-P9 output register se	et to 0x01			0.3 x V+	V
Input Leakage Current (P0-P9, DIN, SCLK, CS)	I <sub>IH</sub> , I <sub>IL</sub>			-0.2		+0.2	μΑ
Input Capacitance (P0-P9, DIN, SCLK, CS		(Note 2)			10		рF
Output Low Voltage (P0-P9)	V <sub>OLP</sub> _	ISINK = 0.5mA, output re	egister set to 0x00			0.4	V
Output Low Short-Circuit Current (P0-P9)		VOLPOUT = 5V			10.8	20	mA
Output High Voltage (DOUT)	Vohdout	ISOURCE = -6mA	V+ - 0.3V			V	
Output Low Voltage (DOUT)	Voldout	ISINK = 6mA			0.3	V	
Power-On Reset Voltage	V <sub>POR</sub>			2			V

#### **TIMING CHARACTERISTICS**


(Typical Operating Circuit, V+ = 2.25V to 3.6V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+ = 3.3V,  $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Period	tcp		38.4			ns
SCLK Pulse-Width High	tсн		19			ns
SCLK Pulse-Width Low	t <sub>CL</sub>		19			ns
CS Fall to SCLK Rise Setup	tcss		9.5			ns
SCLK Rise to CS Rise Hold	tcsh		2.5			ns
DIN Setup Time	t <sub>DS</sub>		9.5			ns
DIN Hold Time	tDH		2.5			ns
Output Data Propagation Delay	tDO				19	ns
DOUT Output Rise and Fall Times	t <sub>FT</sub>	C <sub>LOAD</sub> = 20pF (Note 2)			10	ns
Minimum CS Pulse High	tcsw		38.4			ns

Note 1: All parameters are tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.


Note 2: Guaranteed by design.


### MAX7317 Block Diagram




### **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 







#### Pin Description

Р	IN	NAME	FUNCTION					
QSOP	QFN	IVAIVIE	FUNCTION					
1	15	SCLK	Serial-Clock Input. On SCLK's rising edge, data shifts into the internal shift register. On SCLK's falling edge, data is clocked out of DOUT. SCLK is active only while $\overline{\text{CS}}$ is low.					
2	16	CS	Chip-Select Input. Serial data is loaded into the shift register while $\overline{CS}$ is low. The most recent 16 bits of data latch on $\overline{CS}$ 's rising edge.					
3–7, 9–13	1–5, 7–11	P0-P9	I/O Ports. P0 to P9 can be configured as open-drain, current-sink outputs rated at 20mA maximum, or as CMOS inputs, or as open-drain outputs. Loads should be connected to a supply voltage no higher than 7V.					
8	6	GND	Ground					
14	12	DOUT	Serial-Data Output. The data into DIN is valid at DOUT 15.5 clock cycles later. Use this pin to daisy-chain several devices or allow data readback. Output is push-pull.					
15	13	DIN	Serial-Data Input. Data from DIN loads into the internal 16-bit shift register on SCLK's rising edge.					
16	14	V+	Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.					
_	PAD	Exposed pad	Exposed Pad on Package Underside. Connect to GND.					

#### **Detailed Description**

The MAX7317 is a general-purpose input/output (GPIO) peripheral that provides 10 I/O ports, P0 to P9, controlled through a high-speed SPI-compatible serial interface. The 10 I/O ports can be used as inputs or open-drain outputs in any combination. Ports withstand 7V independent of the MAX7317's supply voltage whether used as inputs or outputs.

Figure 1 shows the I/O port structure of the MAX7317.

#### **Register Structure**

The MAX7317 contains 10 internal registers, addressed as 0x00–0x09, which control the peripheral (Table 2). Two further addresses, 0x0E and 0x0F, do not store data but return the port input status when read. Four virtual addresses, 0x0A–0x0D, allow more than one register to be written with the same data to simplify software. The RAM register provides 1 byte of memory that can be used for any purpose. The no-op address, 0x20, causes no action when written or read, and is used as a dummy register when accessing one MAX7317 out of multiple cascaded devices.

#### Initial Power-Up

On power-up, all control registers are reset (Table 2). Power-up status sets I/O ports P0 to P9 high impedance, and puts the device into shutdown mode.

#### **RAM Register**

The RAM register provides a byte of memory that can be used for any purpose.

#### **GPIO Port Direction Configuration**

The 10 I/O ports P0 through P9 can be configured to any combination of inputs and outputs. Ports withstand 7V independent of the MAX7317's supply voltage, whether used as inputs or outputs. Configure a port as an input by setting its output register to 0x01, which sets the port output high impedance (Table 4).

#### **Input Port Registers**

Reading an input port register returns the logic levels at the I/O port pins. The input port registers are read only. A write to an input port register is ignored.

#### **Output Registers**

The MAX7317 uses one 8-bit register to control each output port (Table 4). Each port can be configured as an input or open-drain output. Write 0x00 to the output register to set the port as a logic-low output, or 0x01 to set the port as a logic-high output or logic input.

The 10 registers, 0x00 through 0x09, control an I/O port each (Table 4). Four pseudo-register addresses, 0x0A through 0x0D, allow groups of outputs to be set to the

same value with a single command by writing the same data to multiple output registers.

#### Serial Interface

The MAX7317 communicates through an SPI-compatible 4-wire serial interface. The interface has three inputs: clock (SCLK), chip select ( $\overline{CS}$ ), and data in (DIN), and one output, data out (DOUT).  $\overline{CS}$  must be low to clock data into or out of the device, and DIN must be stable when sampled on the rising edge of SCLK. DOUT is stable on the rising edge of SCLK.

SCLK and DIN can be used to transmit data to other peripherals. The MAX7317 ignores all activity on SCLK and DIN except when  $\overline{\text{CS}}$  is low.

Note that the SPI protocol expects DOUT to be high impedance when the MAX7317 is not being accessed; DOUT on the MAX7317 is never high impedance. Go to www.maxim-ic.com/an1879 for ways to convert the MAX7317 to tri-state, if required.

### Control and Operation Using the 4-Wire Interface

Controlling the MAX7317 requires sending a 16-bit word. The first byte, D15 through D8, is the command, and the second byte, D7 through D0, is the data byte (Table 5).




Figure 1. Simplified Schematic of I/O Ports

**Table 1. Register Address Map** 

REGISTER		COMMAND ADDRESS										
REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	(hex)			
Port P0 output level	R/W	0	0	0	0	0	0	0	0x00			
Port P1 output level	R/W	0	0	0	0	0	0	1	0x01			
Port P2 output level	R/W	0	0	0	0	0	1	0	0x02			
Port P3 output level	R/W	0	0	0	0	0	1	1	0x03			
Port P4 output level	R/W	0	0	0	0	1	0	0	0x04			
Port P5 output level	R/W	0	0	0	0	1	0	1	0x05			
Port P6 output level	R/W	0	0	0	0	1	1	0	0x06			
Port P7 output level	R/W	0	0	0	0	1	1	1	0x07			
Port P8 output level	R/W	0	0	0	1	0	0	0	0x08			
Port P9 output level	R/W	0	0	0	1	0	0	1	0x09			
Write ports P0 through P9 with same output level	0	0	0	0	1	0	1	0	0x0A			
Read port P0 output level	1	U	U	U	'	U	'	U	UXUA			
Write ports P0 through P3 with same output level	0	0	0	0	1	0	1	1	0x0B			
Read port P0 output level	1		U	U	'	U	'	'	UXUD			
Write ports P4 through P7 with same output level	0	0	0	0	1	1	0	0	0x0C			
Read port P4 output level	1	] <sup>U</sup>			'	'	U	U	UXUC			
Write ports P8 or P9 with same output level	0		0	0	-	-	0	4	0x0D			
Read port P8 output level	1	0	0	0	1	1	0	1	UXUD			
Read ports P7 through P0 inputs	1	0	0	0	1	1	1	0	0x0E			
Read ports P9 and P8 inputs	1	0	0	0	1	1	1	1	0x0F			
RAM	R/W	0	0	1	0	0	1	1	0x13			
No-op	R/W	0	1	0	0	0	0	0	0x20			
Factory reserved; do not write to this register	R/W	1	1	1	1	1	0	1	0x7D			

Table 2. Initial Power-Up Register Status

REGISTER	POWER-UP CONDITION	ADDRESS CODE	REGISTER DATA									
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0		
Port P0 output level	Port 0 high impedance	0x00	1	1	1	1	1	1	1	1		
Port P1 output level	Port 1 high impedance	0x01	1	1	1	1	1	1	1	1		
Port P2 output level	Port 2 high impedance	0x02	1	1	1	1	1	1	1	1		
Port P3 output level	Port 3 high impedance	0x03	1	1	1	1	1	1	1	1		
Port P4 output level	Port 4 high impedance	0x04	1	1	1	1	1	1	1	1		
Port P5 output level	Port 5 high impedance	0x05	1	1	1	1	1	1	1	1		
Port P6 output level	Port 6 high impedance	0x06	1	1	1	1	1	1	1	1		
Port P7 output level	Port 7 high impedance	0x07	1	1	1	1	1	1	1	1		
Port P8 output level	Port 8 high impedance	0x08	1	1	1	1	1	1	1	1		
Port P9 output level	Port 9 high impedance	0x09	1	1	1	1	1	1	1	1		
RAM	0x00	0x13	0	0	0	0	0	0	0	0		

### Connecting Multiple MAX7317s to the 4-Wire Bus

Multiple MAX7317s can be interfaced to a common SPI bus by connecting DIN inputs together, SCLK inputs

together, and providing an individual  $\overline{CS}$  per the MAX7317 device (Figure 2). This connection works regardless of the configuration of DOUT/OSC, but does not allow the MAX7317s to be read.

**Table 3. Input Ports Register** 

REGISTER	R/W	ADDRESS CODE	REGISTER DATA							
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0
Read input ports P7-P0	1	0X0E	Port P7	Port P6	Port P5	Port P4	Port P3	Port P2	Port P1	Port P0
Read input ports P9, P8	1	0X0F	0	0	0	0	0	0	Port P9	Port P8

**Table 4. Output Registers Format** 

		ADDRESS	REGISTER DATA									
REGISTER	R/W	CODE				BIN	ARY				hex	
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Port P0 level	_		MSB		Outpu	ıt P0 le	vel and	PWM		LSB		
Port P0 is open-drain logic low	_		0	0	0	0	0	0	0	0	0x00	
Port P0 is open-drain logic high (high impedance without external pullup) <b>or</b> logic input	_	0x00	0	0	0	0	0	0	0	1	0x01	
Port P1 level	l	0x01	MSB	Port P	1 level					LSB		
Port P2 level	_	0x02	MSB		2 level					LSB	0x00	
Port P3 level	_	0x03	MSB	Port P	3 level					LSB	or	
Port P4 level		0x04	MSB	Port P	4 level					LSB		
Port P5 level	_	0x05	MSB	Port P	5 level					LSB	0x01	
Port P6 level	_	0x06	MSB	Port P	6 level					LSB		
Port P7 level	_	0x07	MSB	Port P	7 level					LSB		
Port P8 level	_	0x08	MSB	Port P	8 level					LSB		
Port P9 level	_	0x09	MSB	Port P	9 level					LSB		
Writes ports P0 through P9 with same level	0	0x0A	MSB	Ports	P0 thro	ugh P9	level			LSB		
Reads port P0 level	1		MSB	Port P	0 level					LSB		
Writes ports P0 through P3 with same level	0	0x0B	MSB	Ports	P0 thro	ugh P3	Blevel			LSB		
Reads port P0 level	1		MSB	Port P	0 level					LSB		
Writes ports P4 through P7 with same level	0	0x0C	MSB	MSB Ports P4 through P7 level								
Reads port P4 level	1		MSB Port P4 level									
Write ports P8 and P9 with same level	with same level 0 MSB Ports P8, P9 level							LSB				
Read port P8 level	1	UXUD	MSB	Port P	8 level					LSB		

Alternatively, MAX7317s can be daisy-chained by connecting the DOUT of one device to the DIN of the next, and driving SCLK and  $\overline{\text{CS}}$  lines in parallel (Figure 3). This connection allows the MAX7317s to be read. Data at DIN propagates through the internal shift registers and appears at DOUT 15.5 clock cycles later, clocked out on the falling edge of SCLK. When sending commands to daisy-chained MAX7317s, all devices are accessed at the same time. An access requires (16 x n) clock cycles, where n is the number of MAX7317s connected together. The serial interface speed (maximum SCLK) is limited to 10MHz when multiple devices are daisy-chained due to the DOUT propagation delay and DIN setup time.

The MAX7317 is written to using the following sequence (Figure 5):

- 1) Take SCLK low.
- 2) Take  $\overline{\text{CS}}$  low. This enables the internal 16-bit shift register.
- Clock 16 bits of data into DIN, D15 first to D0 last, observing the setup and hold times. Bit D15 is low, indicating a write command.
- 4) Take  $\overline{\text{CS}}$  high (either while SCLK is still high after clocking in the last data bit, or after taking SCLK low).
- 5) Take SCLK low (if not already low).

If fewer or greater than 16 bits are clocked into the MAX7317 between taking  $\overline{CS}$  low and taking  $\overline{CS}$  high again, the MAX7317 stores the last 16 bits received, including the previous transmission(s). The general case is when n bits (where n > 16) are transmitted to the MAX7317. The last bits comprising bits  $\{n-15\}$  to  $\{n\}$ , are retained, and are parallel loaded into the 16-bit latch as bits D15 to D0, respectively (Figure 6).

#### **Reading Device Registers**

Any register data within the MAX7317 can be read by sending a logic high to bit D15. The sequence is:

- 1) Take SCLK low.
- 2) Take  $\overline{\text{CS}}$  low. This enables the internal 16-bit shift register.
- 3) Clock 16 bits of data into DIN, D15 first to D0 last. D15 is high, indicating a read command and bits D14 through D8 contain the address of the register to read. Bits D7 to D0 contain dummy data, which is discarded.
- 4) Take  $\overline{\text{CS}}$  high (either while SCLK is still high after clocking in the last data bit, or after taking SCLK low). Positions D7 through D0 in the shift register are now loaded with the register data addressed by bits D15 through D8.
- 5) Take SCLK low (if not already low).
- 6) Issue another read or write command, and examine the bit stream at DOUT; the second 8 bits are the contents of the register addressed by bits D14 through D8 in step 3.

**Table 5. Serial-Data Format** 

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	MSB		P	ADDRES:	S		LSB	MSB	DATA						LSB




Figure 2. MAX7317 Multiple CS Connection




Figure 3. MAX7317 Daisy-Chain Connection




Figure 4. Timing Diagram




Figure 5. 16-Bit Write Transmission to the MAX7317




Figure 6. Transmission of More than 16 Bits to the MAX7317

### Applications Information

#### **Hot Insertion**

The I/O ports P0–P9 remain high impedance with up to 8V asserted on them when the MAX7317 is powered down (V+=0V). The MAX7317 can therefore be used in hot-swap applications.

#### **SPI Routing Considerations**

The MAX7317's SPI interface is guaranteed to operate at 26Mbps on a 2.5V supply, and on a 3.3V supply typically operates at 35Mbps. This means that transmission line issues should be considered when the interface connections are longer than 100mm, particularly with higher supply voltages. Avoid running long adjacent tracks for SCLK, DIN, and CS without interleaving GND traces; otherwise, the signals may cross-couple, giving false clock or chip-select transitions. Ringing may manifest itself as communication issues, often intermittent, typically due to double clocking caused by ringing at the SCLK input. Fit a  $1k\Omega$  to  $10k\Omega$  parallel termination resistor to either GND or V+ at the DIN, SCLK, and  $\overline{\text{CS}}$ inputs to damp ringing for moderately long interface runs. Use line-impedance-matching terminations when making connections between boards.

#### **Output-Level Translation**

The open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX7317 supply. An external pullup resistor can be used on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to 7V. When using a pullup on a constant-current output, select the resistor value to sink no more than a few hundred  $\mu A$  in logic-low condition. This ensures that the current sink output saturates close to GND. For interfacing CMOS inputs, a pullup resistor value of  $220k\Omega$  is a good starting point. Use a lower resistance to

improve noise immunity in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.

#### **Power-Supply Considerations**


The MAX7317 operates with a power-supply voltage of 2.25V to 3.6V. Bypass the power supply to GND with a 0.047µF ceramic capacitor as close to the device as possible. For the QFN version, connect the underside exposed pad to GND.

#### **Chip Information**

TRANSISTOR COUNT: 14,865


PROCESS: BICMOS

### Pin Configurations (continued)




#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



PKG	Г	12L 3x3		16L 3x3					
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
Α	0.70	0.75	0.80	0.70	0.75	0.80			
b	0.20	0.25	0.30	0.20	0.25	0.30			
D	2.90	3.00	3.10	2.90	3.00	3.10			
Е	2.90	3.00	3.10	2.90	3.00	3.10			
е		0.50 BSC		0.50 BSC.					
L	0.45	0.55	0.65	0.30	0.40	0.50			
N		12			16				
ND		3			4				
NE		3			4				
A1	0	0.02	0.05	0	0.02	0.05			
A2		0.20 REF		0.20 REF					
k	0.25	-	-	0.25	-	-			

EXPOSED PAD VARIATIONS									
PKG. CODES	D2			E2			PIN ID	JEDEC	DOWN BONDS
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	FINID	JEDEC	ALLOWED
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-1	NO
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-1	YES
T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	NO
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	YES
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45∞	WEED-2	N/A
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	NO

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
  3. N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO THE LECONINGLE # ILDENT IPTER AND TEXTINAL RUMBERTING CONVENTION SHALL CONFORM TO JESTO 95-159-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- A COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.

DALLAS /VI/IXI/VI PACKAGE OUTLINE E 2/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600