# MAX5019/MAX5020

### 

### **Current-Mode PWM Controllers with Integrated** Startup Circuit

#### **General Description**

The MAX5019/MAX5020 integrate all the building blocks necessary for implementing DC-DC fixed-frequency power supplies. Either primary- or secondaryside regulation may be used to implement isolated or nonisolated power supplies. These devices are currentmode controllers with an integrated high-voltage startup circuit suitable for telecom/industrial voltage range power supplies. Current-mode control with leadingedge blanking simplifies control-loop design and internal ramp compensation circuitry stabilizes the current loop when operating at duty cycles above 50% (MAX5019). The MAX5019 allows 85% operating duty cycle and can be used to implement flyback converters whereas the MAX5020 limits the operating duty cycle to less than 50% and can be used in single-ended forward converters. A high-voltage startup circuit allows these devices to draw power directly from the 18V to 110V input supply during startup. The switching frequency is internally trimmed to 275kHz ±10%, thus reducing magnetics and filter component costs.

The MAX5019/MAX5020 are available in 8-pin SO packages.

Warning: The MAX5019/MAX5020 operate with high voltages. Exercise caution.

#### **Applications**

**Telecom Power Supplies** Industrial Power Supplies **Networking Power Supplies** Isolated Power Supplies

#### **Features**


- ♦ Wide Input Range: (18V to 110V) or (13V to 36V)
- ♦ Isolated (without optocoupler) or Nonisolated **Power Supply**
- **♦ Current-Mode Control**
- ♦ Leading-Edge Blanking
- ♦ Internally Trimmed 275kHz ±10% Oscillator
- **♦ Low External Component Count**
- ♦ Soft-Start
- ♦ High-Voltage Startup Circuit
- ♦ Pulse-by-Pulse Current Limiting
- ♦ Thermal Shutdown
- ♦ SO-8 Package

### **Ordering Information**


PART	TEMP. RANGE	PIN-PACKAGE
MAX5019CSA*	0°C to +70°C	8-SO
MAX5019ESA*	-40°C to +85°C	8-SO
MAX5020CSA*	0°C to +70°C	8-SO
MAX5020ESA*	-40°C to +85°C	8-SO

<sup>\*</sup>See Selector Guide at end of data sheet.

### **Pin Configuration**



### **Typical Operating Circuit**



MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND	0.3V to +120V
V <sub>DD</sub> to GND	0.3V to +40V
V <sub>CC</sub> to GND	0.3V to +12.5V
FB, NDRV, SS_SHDN, CS to GND	0.3V to $V_{CC}$ + 0.3V
V <sub>DD</sub> and V <sub>CC</sub> Current	20mA
NDRV Current Continuous	25mA
NDRV Current for Less than 1µs	±1A

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
8-Pin SO (derate 5.88mW/°C above +70°C	C)471mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = 13V, a\ 10\mu F\ capacitor\ connects\ V_{CC}\ to\ GND,\ V_{CS} = 0,\ V_{+} = 48V,\ 0.1\mu F\ capacitor\ connected\ from\ SS\_\overline{SHDN}\ to\ GND,\ NDRV = open\ circuit,\ V_{FB} = 3V,\ T_{A} = -40^{\circ}C\ to\ +85^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_{A} = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CURRENT	•					
	I <sub>V+(NS)</sub>	$V_{DD} = 0$ , $V_{+} = 110V$ , driver not switching		0.8	1.6	
V+ Supply Current	I <sub>V+(S)</sub>	V+ = 110V, V <sub>DD</sub> = 0, FB = GND, driver switching		1.6	3.0	mA
V+ Supply Current After Startup		V+ = 110V, V <sub>DD</sub> = 13V, FB = GND		14		μΑ
Van Cumply Current	IVDD(NS)	V <sub>DD</sub> = 36V, driver not switching		0.9	1.6	
V <sub>DD</sub> Supply Current	IVDD(S)	V <sub>DD</sub> = 36V, driver switching, FB = GND		2.1	3.0	mA
V+ Shutdown Current		V <sub>SS_SHDN</sub> = 0, V+ = 110V		180	290	μΑ
V <sub>DD</sub> Shutdown Current		V <sub>SS_SHDN</sub> = 0		4	20	μΑ
PREREGULATOR/STARTUP						
V+ Input Voltage			18		110	V
V <sub>DD</sub> Supply Voltage			13		36	V
INTERNAL REGULATORS (VCC)	)					
V Outout Valtage		Powered from V+, I <sub>CC</sub> = 7.5mA, V <sub>DD</sub> = 0	7.5	9.8	12.0	V
V <sub>CC</sub> Output Voltage		Powered from V <sub>DD</sub> , I <sub>CC</sub> = 7.5mA	9.0	10.0	11.0	V
V <sub>CC</sub> Undervoltage Lockout	VCC_UVLO	V <sub>CC</sub> falling		6.6		V
OUTPUT DRIVER						
Peak Source Current		V <sub>CC</sub> = 11V (externally forced)		570		mA
Peak Sink Current		V <sub>CC</sub> = 11V (externally forced)		1000		mA
NRDV High-Side Driver Resistance	R <sub>OH</sub>	V <sub>CC</sub> = 11V, externally forced, NDRV sourcing 50mA		4	12	Ω
NDRV Low-Side Driver Resistance	R <sub>OL</sub>	V <sub>CC</sub> = 11V, externally forced, NDRV sinking 50mA		1.6	4	Ω
ERROR AMPLIFIER	•		•			•
FB Input Resistance	RIN			50		kΩ
FB Input Bias Current	I <sub>FB</sub>	V <sub>FB</sub> = V <sub>SS</sub> <u>SHDN</u>		±1		μΑ
Error Amplifier Gain (Inverting)	Avcl			-20		V/V
Closed-Loop 3dB Bandwidth				200		kHz
FB Input Voltage Range			2		3	V
						1


### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{DD} = 13V, a\ 10\mu F\ capacitor\ connects\ V_{CC}\ to\ GND,\ V_{CS} = 0,\ V_{+} = 48V,\ 0.1\mu F\ capacitor\ connected\ from\ SS\_\overline{SHDN}\ to\ GND,\ NDRV = open\ circuit,\ V_{FB} = 3V,\ T_{A} = -40^{\circ}C\ to\ +85^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $T_{A} = +25^{\circ}C$ .)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SLOPE COMPENSATION	•					
Slope Compensation (MAX5019 only)	V <sub>SCOMP</sub>			26		mV/μs
THERMAL SHUTDOWN						
Thermal Shutdown Temperature				150		°C
Thermal Hysteresis				25		°C
CURRENT LIMIT						
CS Threshold Voltage	V <sub>ILIM</sub>	FB = GND	419	465	510	mV
CS Input Bias Current		$0 \le V_{CS} \le 2V$ , FB = GND	-1		1	μΑ
Current Limit Comparator Propagation Delay		50mV overdrive on CS, FB = GND		180		ns
CS Blanking Time		FB = GND, only PWM comparator is blanked		70		ns
OSCILLATOR	•					
Clock Frequency Range		FB = GND	247	275	302	kHz
		MAX5019, FB = GND	75		85	%
Max Duty Cycle		MAX5020, FB = GND	44		50	%
SOFT-START						
SS Source Current	Isso	V <sub>SS_SHDN</sub> = 0	2.0	4.5	6.5	μΑ
SS Sink Current			1.0			mA
Steady State Reference Voltage at SS_SHDN	V <sub>SS</sub> _SHDN	No external load	2.331	2.420	2.500	V
Objected account Theorem I and		V <sub>SS_SHDN</sub> falling	0.25	0.37	0.41	
Shutdown Threshold		Vss_ <del>SHDN</del> rising	0.53	0.59	0.65	V

### **Typical Operating Characteristics**

(V+ = 48V, V<sub>DD</sub> = 13V, CS = GND, NRDV is open circuit, T<sub>A</sub> = +25°C, unless otherwise noted.)









### Typical Operating Characteristics (continued)


(V+ = 48V, V<sub>DD</sub> = 13V, CS = GND, NRDV is open circuit, T<sub>A</sub> = +25°C, unless otherwise noted.)





### Typical Operating Characteristics (continued)


(V+ = 48V,  $V_{DD}$  = 13V, CS = GND, NRDV is open circuit,  $T_A$  = +25°C, unless otherwise noted.)

















#### Pin Description

PIN	NAME	FUNCTION		
1	V+	High-Voltage Startup Input. Connect directly to an input voltage between 18V to 110V. Connects internally to a high-voltage linear regulator that generates V <sub>CC</sub> during startup.		
2	V <sub>DD</sub>	$V_{DD}$ is the Input of the Linear Regulator that Generates $V_{CC}$ . For supply voltages less than 36V, $V_{DD}$ and V+ can both be connected to the supply. For supply voltages greater than 36V, $V_{DD}$ receives its power from the tertiary winding of the transformer and accepts voltages from 13V to 36V. Bypass to GND with a $4.7\mu F$ capacitor.		
3	FB	Input of the Fixed-Gain Inverting Amplifier. Connect a voltage-divider from the regulated output to this pin. The noninverting input of the amplifier is referenced to 2.4V.		
4	SS_ <del>SHDN</del>	Soft-Start Timing Capacitor Connection. Ramp time to full current limit is approximately 0.45ms/n This pin is also the reference voltage output. Bypass with a minimum 10nF capacitor to GND. The device goes into shutdown when SS_SHDN is pulled below 0.25V.		
5	CS	Current Sense Input. Turns power switch off if V <sub>CS</sub> rises above 465mV for cycle-by-cycle current limiting. CS is also the feedback for the current-mode controller. CS is connected to the PWM comparator through a leading-edge blanking circuit.		
6	GND	Ground		
7	NDRV	Gate Drive. Drives a high-voltage external N-channel power MOSFET.		
8	Vcc	Regulated IC Supply. Provides power for the entire IC. $V_{CC}$ is regulated from $V_{DD}$ during normal operation and from V+ during startup. Bypass $V_{CC}$ with a $10\mu F$ tantalum capacitor in parallel with $0.1\mu F$ ceramic capacitor to GND.		

### **Detailed Description**

Use the MAX5019/MAX5020 PWM current-mode controllers to design flyback- or forward-mode power supplies. Current-mode operation simplifies control-loop design while enhancing loop stability. An internal highvoltage startup regulator allows the device to connect directly to the input supply without an external startup resistor. Current from the internal regulator starts the controller. Once the tertiary winding voltage is established the internal regulator is switched off and bias current for running the IC is derived from the tertiary winding. The internal oscillator is set to 275kHz and trimmed to ±10%. This permits the use of small magnetic components to minimize board space. Both the MAX5019 and MAX5020 can be used in power supplies providing multiple output voltages. A functional diagram of the IC is shown in Figure 1. Typical applications circuits for forward and flyback topologies are shown in Figure 2 and Figure 3, respectively. For isolated flyback power supplies use the circuit of Figure 4.

#### **Current-Mode Control**

The MAX5019/MAX5020 offer current-mode control operation with added features such as leading-edge blanking with dual internal path that only blanks the

sensed current signal applied to the input of the PWM comparator. The current limit comparator monitors the CS pin at all times and provides cycle-by-cycle current limit without being blanked. The leading-edge blanking of the CS signal prevents the PWM comparator from prematurely terminating the on cycle. The CS signal contains a leading-edge spike that is the result of the MOSFET gate charge current, capacitive and diode reverse recovery current of the power circuit. Since this leading-edge spike is normally lower than the current limit comparator threshold, current limiting is not blanked and cycle-by-cycle current limiting is provided under all conditions.

Use the MAX5019 in discontinuous flyback applications where wide line voltage and load current variation is expected. Use the MAX5020 for single transistor forward converters where the maximum duty cycle must be limited to less than 50%.

Under certain conditions it may be advantageous to use a forward converter with greater than 50% duty cycle. For those cases use the MAX5019. The large duty cycle results in much lower operating primary RMS currents through the MOSFET switch and in most cases a smaller output filter inductor. The major disad-




Figure 1. Functional Diagram




Figure 2. Forward Converter

vantage to this is that the MOSFET voltage rating must be higher and that slope compensation must be provided to stabilize the inner current loop. The MAX5019 provides internal slope compensation.

#### **Internal Regulators**

The internal regulators of the MAX5019/MAX5020 enable initial startup without a lossy startup resistor and regulate the voltage at the output of a tertiary (bias) winding to provide power for the IC. At startup V+ is regulated down to V<sub>CC</sub> to provide bias for the device. The V<sub>DD</sub> regulator then regulates from the output of the tertiary winding to V<sub>CC</sub>. This architecture allows the tertiary winding to only have a small filter capacitor at its output thus eliminating the additional cost of a filter inductor.

When designing the tertiary winding calculate the number of turns so the minimum reflected voltage is always higher than 12.7V. The maximum reflected voltage must be less than 36V.

To reduce power dissipation the high-voltage regulator is disabled when the  $V_{DD}$  voltage reaches 12.7V. This greatly reduces power dissipation and improves efficiency. If  $V_{CC}$  falls below the undervoltage lockout threshold ( $V_{CC} = 6.6V$ ), the low-voltage regulator is dis-

abled, and soft-start is reinitiated. In undervoltage lockout the MOSFET driver output (NDRV) is held low.

If the input voltage range is between 13V and 36V, V+ and V<sub>DD</sub> may be connected to the line voltage provided that the maximum power dissipation is not exceeded. This eliminates the need for a tertiary winding.

### Undervoltage Lockout (UVLO), Soft-Start, and Shutdown

The soft-start feature of the MAX5019/MAX5020 allows the load voltage to ramp up in a controlled manner, thus eliminating output voltage overshoot.

While the part is in UVLO, the capacitor connected to the SS\_SHDN pin is discharged. Upon coming out of UVLO an internal current source starts charging the capacitor to initiate the soft-start cycle. Use the following equation to calculate total soft-start time:

$$t_{\text{startup}} = 0.45 \frac{\text{ms}}{\text{nF}} \times C_{\text{ss}}$$

where C<sub>SS</sub> is the soft-start capacitor as shown in Figure 2. Operation begins when  $V_{SS}$  THDN ramps above 0.6V. When soft-start has completed,  $V_{SS}$  THDN is regulated




Figure 3. Nonisolated Flyback Converter




Figure 4. Isolated Flyback Converter

to 2.4V, the internal voltage reference. Pull Vss\_SHDN below 0.25V to disable the controller.

Undervoltage lockout shuts down the controller when VCC is less than 6.6V. The regulators for V+ and the reference remain on during shutdown.

#### **Current-Sense Comparator**

The current-sense (CS) comparator and its associated logic limit the peak current through the MOSFET. Current is sensed at CS as a voltage across a sense resistor between the source of the MOSFET and GND. To reduce switching noise, connect CS to the external MOSFET source through a  $100\Omega$  resistor or an RC low-

pass filter (Figures 2, 3). Select the current-sense resistor, RSENSE according to the following equation:

$$R_{SENSE} = 0.465 V / I_{LimPrimary}$$

where I<sub>LimPrimary</sub> is the maximum peak primary-side current.

When V<sub>CS</sub> > 465mV, the power MOSFET switches off. The propagation delay from the time the switch current reaches the trip level to the driver turn-off time is 180ns.

#### **Internal Error Amplifier**

The MAX5019/MAX5020 include an internal error amplifier that can be used to regulate the output voltage in the case of a nonisolated power supply (see Figure 2). Calculate the output voltage using the following equation:

$$V_{OUT} = \left(1 + \frac{R_1}{R_2}\right) \times V_{REF}$$

where  $V_{REF} = 2.4V$ .

Choose R<sub>1</sub>//R<sub>2</sub> << R<sub>IN</sub>, where R<sub>IN</sub>,  $\cong$  50k $\Omega$  is the input resistance of FB. The gain of the error amplifier is internally configured for -20 (see Figure 1).

The error amplifier may also be used to regulate the output of the tertiary winding for implementing a primary-side regulated isolated power supply (see Figure 4). Calculate the output voltage using the following equation:

$$V_{OUT} = \frac{N_S}{N_T} \left( 1 + \frac{R_1}{R_2} \right) \times V_{REF}$$

where  $N_S$  is the number of secondary turns and  $N_T$  is the number of tertiary winding turns.

#### **PWM Comparator and Slope Compensation**

An internal 275kHz oscillator determines the switching frequency of the controller. At the beginning of each cycle, NDRV switches the N-channel MOSFET on. NDRV switches the external MOSFET off after the maximum duty cycle has been reached, regardless of the feedback.

The MAX5019 uses an internal ramp generator for slope compensation. The internal ramp signal is reset at the beginning of each cycle and slews at 26mV/µs.

The PWM comparator uses the instantaneous current, the error voltage, the internal reference, and the slope compensation (MAX5019 only) to determine when to

switch the N-channel MOSFET off. In normal operation the N-channel MOSFET turns off when:

where I<sub>PRIMARY</sub> is the current through the N-channel MOSFET, V<sub>REF</sub> is the 2.4V internal reference, V<sub>EA</sub> is the output voltage of the internal amplifier, and V<sub>SCOMP</sub> is a ramp function starting at 0 and slewing at 26mV/µs (MAX5019 only). When using the MAX5019 in a forward-converter configuration the following condition must be met to avoid control-loop subharmonic oscillations:

$$\frac{N_S}{N_P} \times \frac{k \times R_{SENSE} \times V_{OUT}}{L} = 26 \text{mV}/\mu \text{s}$$

where k=0.75 to 1, and Ns and Np are the number of turns on the secondary and primary side of the transformer, respectively. L is the output filter inductor. This makes the output inductor current downslope as referenced across RSENSE equal to the slope compensation. The controller responds to transients within one cycle when this condition is met.

#### **N-Channel MOSFET Gate Driver**

NDRV drives an N-channel MOSFET. NDRV sources and sinks large transient currents to charge and discharge the MOSFET gate. To support such switching transients, bypass VCC with a ceramic capacitor. The average current as a result of switching the MOSFET is the product of the total gate charge and the operating frequency. It is this current plus the DC quiescent current that determines the total operating current.

### \_Applications Information

#### **Design Example**

The following is a general procedure for designing a forward converter using the MAX5020.

- 1) Determine the requirements.
- 2) Set the output voltage.
- 3) Calculate the transformer primary to secondary winding turns ratio.
- 4) Calculate the reset to primary winding turns ratio.
- 5) Calculate the tertiary to primary winding turns ratio.
- 6) Calculate the current-sense resistor value.
- 7) Calculate the output inductor value.
- 8) Select the output capacitor.

The circuit in Figure 2 was designed as follows:

- 1)  $36V \le V_{IN} \le 72V$ ,  $V_{OUT} = 5V$ ,  $I_{OUT} = 10A$ ,  $V_{RIPPLE} \le 50 \text{mV}$
- 2) To set the output voltage calculate the values of resistors R1 and R2 according to the following equation:

$$V_{OUT} \cong V_{REF} \left( 1 + \frac{R_1}{R_2} \right)$$
  
 $R_1 // R_2 << 50 k\Omega$   
 $V_{REF} = V_{SS} \frac{1}{100} \cong 2.4 V$ 

where  $V_{REF}$  is the reference voltage of the shunt regulator, and  $R_1$  and  $R_2$  are the resistors shown in Figures 2 and 3.

3) The turns ratio of the transformer is calculated based on the minimum input voltage and the lower limit of the maximum duty cycle for the MAX5020 (44%). To enable the use of MOSFETs with drain-source breakdown voltages of less than 200V use the MAX5020 with the 50% maximum duty cycle. Calculate the turns ratio according to the following equation:

$$\frac{N_S}{N_P} \ge \frac{V_{OUT} + (V_{D1} \times D_{MAX})}{D_{MAX} \times V_{IN\_MIN}}$$

where:

Ns/Np = Turns ratio (Ns is the number of secondary turns and Np is the number of primary turns).

Vout = Output voltage (5V).

 $V_{D1}$  = Voltage drop across D1 (typically 0.5V for power Schottky diodes).

D<sub>MAX</sub> = Minimum value of maximum operating duty cycle (44%).

V<sub>IN\_MIN</sub> = Minimum Input voltage (36V).

In this example:

$$\frac{N_S}{N_P} \ge \frac{5V + (0.5V \times 0.44)}{0.44 \times 36V} = 0.330$$

Choose Np based on core losses and DC resistance. Use the turns ratio to calculate Ns, rounding up to the nearest integer. In this example Np = 14 and Ns = 5.

For a forward converter choose a transformer with a magnetizing inductance in the neighborhood of 200µH. Energy stored in the magnetizing inductance

of a forward converter is not delivered to the load and must be returned back to the input; this is accomplished with the reset winding.

The transformer primary to secondary leakage inductance should be less than 1µH. Note that all leakage energy will be dissipated across the MOS-FET. Snubber circuits may be used to direct some or all of the leakage energy to be dissipated across a resistor.

To calculate the minimum duty cycle (D<sub>MIN</sub>) use the following equation:

$$D_{MIN} = \frac{V_{OUT}}{\left(V_{IN\_MAX} \times \frac{N_S}{N_P}\right) - V_{D1}}$$

where V<sub>IN</sub> MAX is the maximum input voltage (72V).

4) The reset winding turns ratio (NR/NP) needs to be low enough to guarantee that the entire energy in the transformer is returned to V+ within the off cycle at the maximum duty cycle. Use the following equation to determine the reset winding turns ratio:

$$N_R \le N_P \times \frac{1 - D_{MAX}'}{D_{MAX}'}$$

where:

N<sub>R</sub>/N<sub>P</sub> = Reset winding turns ratio.

D<sub>MAX</sub>' = Maximum value of Maximum Duty Cycle.

$$N_R \le 14 \times \frac{1 - 0.5}{0.5} = 14$$

Round N<sub>R</sub> to the nearest smallest integer.

The turns ratio of the reset winding (NR/NP) will determine the peak voltage across the N-channel MOSFET.

Use the following equation to determine the maximum drain-source voltage across the N-channel MOSFET:

$$V_{DSMAX} \ge V_{IN\_MAX} \times \left(1 + \frac{N_P}{N_R}\right)$$

V<sub>DSMAX</sub> = Maximum MOSFET drain-source voltage.

VIN MAX = Maximum input voltage.

$$V_{DSMAX} \ge 72V \times \left(1 + \frac{14}{14}\right) = 144V$$

Choose MOSFETs with appropriate avalanche power ratings.

5) Choose the tertiary winding turns ratio (N<sub>T</sub>/N<sub>P</sub>) so that the minimum input voltage provides the minimum operating voltage at V<sub>DD</sub> (13V). Use the following equation to calculate the tertiary winding turns ratio:

$$\begin{split} &\frac{V_{DDMIN} + 0.7}{V_{IN\_MIN}} \times N_P \leq N_T \leq \\ &\frac{V_{DDMAX} + 0.7}{V_{IN\_MAX}} \times N_P \end{split}$$

where:

 $V_{\mbox{\scriptsize DDMIN}}$  is the minimum  $V_{\mbox{\scriptsize DD}}$  supply voltage (13V).

V<sub>DDMAX</sub> is the maximum V<sub>DD</sub> supply voltage (36V).

V<sub>IN\_MIN</sub> is the minimum input supply voltage (36V).

 $V_{\mbox{\scriptsize IN\_MAX}}$  is the maximum input supply voltage (72V in this design example).

Np is the number of turns of the primary winding. Nt is the number of turns of the tertiary winding.

$$\frac{13.7}{36} \times 14 \le N_T \le \frac{36.7}{72} \times 14$$
$$5.33 \le N_T \le 7.14$$

Choose  $N_T = 6$ .

6) Choose RSENSE according to the following equation:

$$R_{SENSE} \le \frac{V_{ILIM}}{\frac{N_S}{N_D} \times 1.2 \times I_{OUTMAX}}$$

where:

V<sub>ILim</sub> is the current-sense comparator trip threshold voltage (0.465V).

Ns/Np is the secondary side turns ratio (5/14 in this example).

IOUTMAX is the maximum DC output current (10A in this example).

$$R_{SENSE} \le \frac{0.465V}{\frac{5}{14} \times 1.2 \times 10} = 109 \text{m}\Omega$$

7) Choose the inductor value so that the peak ripple current (LIR) in the inductor is between 10% and 20% of the maximum output current.

$$L \ge \frac{\left(V_{OUT} + V_{D}\right) \times \left(1 - D_{MIN}\right)}{2 \times LIR \times 275 kHz \times I_{OUTMAX}}$$

where  $V_D$  is the output Schottky diode forward voltage drop (0.5V).

$$L \ge \frac{(5.5) \times (1-0.198)}{0.4 \times 275 \text{kHz} \times 10A} = 4.01 \mu \text{H}$$

8) The size and ESR of the output filter capacitor determine the output ripple. Choose a capacitor with a low ESR to yield the required ripple voltage.

Use the following equations to calculate the peak-topeak output ripple:

$$V_{RIPPLE} = \sqrt{V_{RIPPLE,ESR}^2 + V_{RIPPLE,C}^2}$$

where:

VRIPPLE is the combined RMS output ripple due to VRIPPLE,ESR, the ESR ripple, and VRIPPLE,C, the capacitive ripple. Calculate the ESR ripple and capacitive ripple as follows:

VRIPPLE.ESR = IRIPPLE x ESR

VRIPPLE,C = IRIPPLE/(2 x  $\pi$  x 275kHz x Cout)

### **Layout Recommendations**

All connections carrying pulsed currents must be very short, be as wide as possible, and have a ground plane as a return path. The inductance of these connections must be kept to a minimum due to the high di/dt of the currents in high-frequency switching power converters.

Current loops must be analyzed in any layout proposed, and the internal area kept to a minimum to reduce radiated EMI. Ground planes must be kept as intact as possible.

Chip Information

TRANSISTOR COUNT: 589

PROCESS: BICMOS


**Table 1. Component Manufacturers** 

	International Rectifier	www.irf.com
Power FETS	Fairchild	www.fairchildsemi.com
	Vishay-Siliconix	www.vishay.com/brands/siliconix/main.html
Current-Sense Resistors	Dale-Vishay	www.vishay.com/brands/dale/main.html
Current-Sense Resistors	IRC	www.irctt.com/pages/index.cfm
	On Semi	www.onsemi.com
Diodes	General Semiconductor	www.gensemi.com
	Central Semiconductor	www.centralsemi.com
	Sanyo	www.sanyo.com
Capacitors	Taiyo Yuden	www.t-yuden.com
	AVX	www.avxcorp.com
	Coiltronics	www.cooperet.com
Magnetics	Coilcraft	www.coilcraft.com
	Pulse Engineering	www.pulseeng.com

### **Selector Guide**

PART	MAXIMUM DUTY CYCLE	SLOPE COMPENSATION
MAX5019CSA	85%	Yes
MAX5019ESA	85%	Yes
MAX5020CSA	50%	No
MAX5020ESA	50%	No

### **Package Information**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.