## 

## ±15kV ESD-Protected USB Level Translator in **UCSP** with **USB** Detect

#### **General Description**

The MAX3341E USB level translator converts logic-level signals to USB signals, and USB signals to logic-level signals. An internal  $1.5k\Omega$  USB termination resistor supports full-speed (12Mbps) USB operation. The MAX3341E provides built-in ±15kV ESD-protection circuitry on the USB I/O pins, D+ and D-, and Vcc.

The MAX3341E operates with logic supply voltages as low as 1.8V, ensuring compatibility with low-voltage ASICs. The suspend mode lowers supply current to less than 50µA. A unique enumerate feature allows changes in USB communication protocol while power is applied. The MAX3341E is fully compliant with USB specification 1.1, and full-speed operation under USB specification 2.0.

The MAX3341E has a USB detect that monitors the USB bus for insertion and signals this event.

The MAX3341E is available in the miniature  $4 \times 4$ UCSP™, as well as the small 16-pin TSSOP, and is specified over the extended temperature range, -40°C to +85°C.

### **Applications**

Cell Phones

PC Peripherals

Information Appliances

**Data Cradles** 

**PDAs** 

MP3 Players

Digital Cameras

UCSP is a trademark of Maxim Integrated Products, Inc.

#### **Features**

- ♦ ±15kV ESD Protection On D+ and D-
- ♦ Complies with USB Standard 1.1 (Full Speed 2.0)
- ♦ USB Skew Independent of Input Skew
- ♦ Separate VP and VM Inputs/Outputs
- ♦ V<sub>L</sub> Down to 1.8V Allows Connection with Low-**Voltage ASICs**
- **♦** Reenumerate with Power Applied
- ♦ USB Detect Function
- ♦ Allows Single-Ended or Differential Logic I/O
- ♦ Internal Linear Regulator Allows Direct Powering from the USB
- ♦ Internal Termination Resistor for Full-Speed Operation
- **♦ Three-State Outputs**
- ♦ No Power-Supply Sequencing Required
- ♦ Driver Active in Suspend Mode
- ♦ Available in Miniature Chip-Scale Package


### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE		
MAX3341EEUD	-40°C to +85°C	16 TSSOP		
MAX3341EEBE*	-40°C to +85°C	4 × 4 UCSP**		

<sup>\*</sup>Future product—contact factory for availability.

Pin Configurations appear at end of data sheet.

### Typical Operating Circuit



MIXIM

Maxim Integrated Products 1

<sup>\*\*</sup>UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. See the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information.

#### **ABSOLUTE MAXIMUM RATINGS**

(All Voltages Refer to GND Unless Otherwise Note	ed.)
Supply Voltage (V <sub>CC</sub> )	0.3V to +6V
Output of Internal Regulator (VTRM) (Note 1)	0.3V to +6V
Input Voltage (D+, D-) (Notes 1, 2)	0.3V to +6V
System Supply Voltage (V <sub>L</sub> )	0.3V to +6V
RCV, SUSP, VMO, MODE, VPO, OE, VMI,	
VPI, USB_DET, ENUM0.3V	to $(V_L + 0.3V)$
Short-Circuit Current (D+, D-) to V <sub>CC</sub> or	
Ground (Note 3)	Continuous

Maximum Continuous Current (all other pins)±15mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)
16-Pin TSSOP (derate 7.1mW/°C above +70°C)571mW
4 × 4 UCSP (derate 8.2 mW/°C above +70°C)659mW
Operating Temperature Range40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C

- **Note 1:** Guaranteed for  $V_{CC} < +3.7V$  only.
- **Note 2:** Absolute Maximum Rating for input voltage (D+, D-) with  $V_{CC} > +3.7V$  is -0.3V to ( $V_{CC} +0.3V$ ).
- **Note 3:** External 23.7 $\Omega$  resistors connected to D+ and D-.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC}=4V~to~5.5V~bypassed~with~1\mu F~to~GND,~GND=0,~V_L=1.8V~to~3.6V,~D+~to~GND=15k\Omega,~D-~to~GND=15k\Omega,~ENUM=V_L,~T_A=T_{MIN}~to~T_{MAX},~unless~otherwise~noted.~Typical~values~are~at~V_{CC}=5V,~V_L=2.5V,~T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB Supply Voltage	Vcc		4		5.5	V
USB Supply Current	Icc	Data rate = 12Mbps, C <sub>L</sub> = 50pF (Figure 6b)		10	20	mA
		SUSP = high, ENUM = low, $\overline{OE}$ = high			50	
USB SUSP Supply Current	ICC(SUSP)	SUSP = high, $\overline{OE}$ = low			85	μΑ
		SUSP = high, ENUM = high, $\overline{OE}$ = high			85	
V <sub>CC</sub> Supply Current	I <sub>CC</sub> (< 3V)	V <sub>CC</sub> < 3V			80	μΑ
D+/D- Leakage Current	I <sub>D+/D-</sub> (3V)	V <sub>CC</sub> = 3V; D+, D- < 3.6V			10	μΑ
V <sub>L</sub> Suspend Supply Current	IL(SUSP)	SUSP = high, 0 < V <sub>CC</sub> < 5.5V			20	μΑ
LOGIC-SIDE I/O						
V <sub>L</sub> Input Range	VL		1.8		3.6	V
Input High Voltage	VIH	SUSP, MODE, ENUM, $\overline{\text{OE}}$ , VMO, VPO	$2/3 \times V_L$			V
Input Low Voltage	V <sub>I</sub> L	SUSP, MODE, ENUM, $\overline{\text{OE}}$ , VMO, VPO			0.4	V
Output Voltage High	V <sub>OH</sub>	VPI, VMI, RCV, USB_DET; ISOURCE = 1mA	V <sub>L</sub> - 0.2			V
Output Voltage Low	V <sub>OL</sub>	VPI, VMI, RCV, USB_DET; ISINK = -1mA			0.4	V
Input Leakage Current		SUSP, MODE, ENUM, $\overline{OE}$ , VMO, VPO = 0 or V <sub>L</sub>		±1	±10	μΑ
USB-SIDE I/O			•			
Output Voltage Low	V <sub>OL</sub>	D+ or D-			0.3	V
Output Voltage High	VoH	D+ or D-	2.8		3.6	V
Input Impedance	Z <sub>IN</sub>	Three-state driver	1			MΩ
Single-Ended Input Voltage High	VIH		2.0			V
Single-Ended Input Voltage Low	V <sub>I</sub> L				0.8	V
Receiver Single-Ended Hysteresis	V <sub>H</sub> YS			200		mV
Differential Input Sensitivity	VDIFF		200			mV

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC}=4V~to~5.5V~bypassed~with~1\mu F~to~GND,~GND=0,~V_L=1.8V~to~3.6V,~D+~to~GND=15k\Omega,~D-~to~GND=15k\Omega,~ENUM=V_L,~T_A=T_{MIN}~to~T_{MAX},~unless~otherwise~noted.~Typical~values~are~at~V_{CC}=5V,~V_L=2.5V,~T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Common-Mode Voltage Range	V <sub>CM</sub>		0.8		2.5	V
Driver Output Impedance	Z <sub>OUT</sub>	Including 23.7 $\Omega$ ( $\pm 1\%$ ) external resistors	28.5		43.5	Ω
Internal Resistor	R <sub>PU</sub>		1.425	1.500	1.575	kΩ
Termination Voltage	VTRM		3.0	3.3	3.6	V
LICD DET Threehold	Vusblh				4.0	V
USB_DET Threshold	Vusbhl		3.7			V
USB_DET Hysteresis	Vusbhys			25		mV
LINEAR REGULATOR						
Power-Supply Rejection Ratio	PSRR	$f = 10kHz$ , $C_{OUT} = 1\mu F$ , $D+/D$ - load		30		dB
External Capacitor	Cout	Compensation of linear regulator	1			μF
ESD PROTECTION (V <sub>CC</sub> , D+, D	) <del>-</del> )					
Human Body Model				±15		kV
IEC 1000-4-2 Air-Gap Discharge				±15		kV
IEC 1000-4-2 Contact Discharge				±8		kV

#### **TIMING CHARACTERISTICS**

 $(V_{CC}=4V\ to\ 5.5V,\ GND=0,\ V_L=1.8V\ to\ 3.6V,\ D+\ to\ GND=15k\Omega,\ D-\ to\ GND=15k\Omega,\ ENUM=V_L,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $V_{CC}=5V,\ V_L=2.5V,\ T_A=+25^{\circ}C.)$  (Figures 2–6)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
OE to Transmit Delay Enable Time	t <sub>PZD</sub>	Figure 6c	15		80	ns	
OE to Driver Three-State Delay Driver Disable Time	t <sub>PDZ</sub>	Figure 6c			25	ns	
USB Detect Signal Delay	tdusb	Figure 6b		7.5		μs	
TRANSMITTER							
VPO/VMO to D+/D- Propagation	tPLH1(drv)	MODE = high , Figure 6c			30	ns	
Delay	tPHL1(drv)	MODE = high, Figure 6c			30	115	
VPO to D+/D- Propagation	tPLH0(drv)	MODE = low, Figure 6c			35	ns	
Delay	tPHL0(drv)	MODE = low, Figure 6c			35	115	
Rise Time D+/D-	t <sub>R</sub>		4		20	ns	
Fall Time D+/D-	tF		4		20	ns	
Rise- and Fall-Time Matching	t <sub>R</sub> /t <sub>F</sub>	(Note 4)	90		110	%	
Output Signal Crossover	VCRS		1.3		2	V	
DIFFERENTIAL RECEIVER (Figu	re 6a)						
D+/D- to RCV Propagation	tPLH(RCV)				30	no	
Delay	tphl(RCV)				30	ns	
Rise Time RCV	t <sub>R</sub>				15	ns	
Fall Time RCV	tF				15	ns	

#### TIMING CHARACTERISTICS (continued)


 $(V_{CC}=4V\ to\ 5.5V,\ GND=0,\ V_L=1.8V\ to\ 3.6V,\ D+\ to\ GND=15k\Omega,\ D-\ to\ GND=15k\Omega,\ ENUM=V_L,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise noted.$  Typical values are at  $V_{CC}=5V,\ V_L=2.5V,\ T_A=+25^{\circ}C.)$  (Figures 2–6)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED RECEIVERS						
D+/D- to VPI or VMI Propagation	tplh(SE)	Figure 6a			15	
Delay	tphl(SE)	Figure 6a			15	ns
Rise Time VPI and VMI	t <sub>R(SE)</sub>	Measured from 10% to 90%, Figure 6a			15	ns
Fall Time VPI and VMI	t <sub>F(SE)</sub>	Measured from 90% to 10%, Figure 6a			15	ns
Time to Detect Single-Ended Zero	t <sub>SE0</sub>		14		140	ns

**Note 4:** Production tested at +25°C and +85°C only. Limit at -40°C guaranteed by correlation.


### Typical Operating Characteristics


 $(V_{CC} = 5V, V_{L} = 3.3V, T_{A} = +25^{\circ}C, \text{ unless otherwise noted.})$ 





### Typical Operating Characteristics (continued)


 $(V_{CC} = 5V, V_L = 3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 

















### **Pin Description**

PIN NAME		NAME	FUNCTION
TSSOP	UCSP	NAME	FUNCTION
1	D2	RCV	Receiver Output. Single-ended CMOS output. RCV responds to the differential input on D+ and D
2	D1	VPO	ASIC Voltage Positive Output. Logic-level data into the MAX3341E.
3	C2	MODE	Mode-Control Input. Selects differential (mode 1) or single-ended (mode 0) input for the system side when converting logic-level signals to USB level signals. Force MODE high to select mode 1. Force MODE low to select mode 0.
4	C1	VMO	ASIC Voltage Minus Output. Logic-level data into the MAX3341E.
5	B1	ŌĒ	Output Enable. Drive $\overline{OE}$ low to enable data transmission on D+ and D Drive $\overline{OE}$ high to disable data transmission or to receive data.
6	B2	SUSP	Suspend Input. Drive SUSP low for normal operation. Drive SUSP high for low-power state. In low-power state, RCV is low, and VPI/VMI are active.
7	A1	VPI	ASIC Voltage Positive Input. Logic-level data output from the MAX3341E.
8	A2	VMI	ASIC Voltage Minus Input. Logic-level data output from the MAX3341E.
9	В3	ENUM	Enumerate. Drive ENUM high to connect the internal 1.5k $\Omega$ resistor from D+ to 3.3V. Drive ENUM low to disconnect the internal 1.5k $\Omega$ resistor.
10	АЗ	Vcc	USB-Side Power-Supply Input. Connect $V_{CC}$ to the incoming USB power supply. Bypass $V_{CC}$ to GND with a 1 $\mu$ F ceramic capacitor.
11	A4	GND	Ground
12	B4	D-	Negative USB Differential Data Input/Output. Connect to the USB's D- signal through a 23.7 $\Omega$ ±1% resistor.
13	C4	D+	Positive USB Differential Data Input/Output. Connect to the USB's D+ signal through a 23.7Ω ±1% resistor.
14	D4	VTRM	Regulated Output Voltage. 3.3V output derived from the V <sub>CC</sub> input. Bypass VTRM to GND with a 1µF (min) low-ESR capacitor such as ceramic or plastic film types.
15	D3	VL	System-Side Power-Supply Input. Connect to the system's logic-level power supply, 1.8V to 3.6V.
16	C3	USB_DET	USB Detector Output. A high at USB_DET signals to the ASIC that V <sub>CC</sub> is present. A low at USB_DET indicates that V <sub>CC</sub> is not present.

#### **Detailed Description**

The MAX3341E is a bidirectional level translator that converts single-ended or differential logic-level signals to differential USB signals, and converts differential USB signals to single-ended or differential logic-level signals. The MAX3341E includes an internal  $1.5 k\Omega$  pullup resistor that connects and disconnects D+ to VTRM (Functional Diagram). The MAX3341E is tolerant to power sequencing with either  $V_{\rm CC} > V_{\rm L}$  or  $V_{\rm L} > V_{\rm CC}$ . Additionally, the USB I/O, D+ and D-, and VCC are ESD protected to  $\pm 15 kV$ . The MAX3341E can receive USB power (VCC) directly from the USB connection, and

operates with logic supplies ( $V_L$ ) down to 1.8V while still meeting the USB physical layer specifications. The MAX3341E supports full-speed (12Mbps) USB specification 2.0 operation.

The MAX3341E has a unique enumerate feature that functions when power is applied. Driving ENUM low disconnects the internal 1.5k $\Omega$  termination resistor from D+ enumerating the USB. This is useful if changes in communication protocol are required while power is applied, and while the USB cable is connected.

#### **Device Control**

#### D+ and D-

D+ and D- are the USB side transmitter I/O connections, and are ESD protected to  $\pm 15 \text{kV}$  using the Human Body Model,  $\pm 15 \text{kV}$  using IEC 1000-4-2 Air-Gap Discharge, and  $\pm 8 \text{kV}$  using IEC 1000-4-2 Contact Discharge, making the MAX3341E ideal for applications where a robust transmitter is required. A 23.7 $\Omega$  resistor is required on D+ and D- for normal operation (see External Resistors).

The MAX3341E contains unique circuitry to ensure the USB skew is independent of the input skew on VPO and VMO. Input skews of up to 10ns are ignored and do not show up on the output.

#### **ENUM**

USB specification 2.0 requires a 1.5k $\Omega$  pullup resistor on D+ for full-speed (12Mbps) operation. Controlled by enumerate (ENUM), the MAX3341E provides this internal 1.5k $\Omega$  resistor. Drive ENUM high to connect the pullup resistor from D+ to VTRM. Drive ENUM low to disconnect the pullup resistor from D+ to VTRM.

#### VPO/VMO, VPI/VMI, and OE

The MAX3341E system-side inputs are VPO and VMO. Data from an ASIC comes into the MAX3341E through VPO and VMO. VPO and VMO operate either differentially with VPO as the positive terminal and VMO as the negative terminal, or single ended with VPO as the data input (see *MODE* section).

The MAX3341E system-side outputs are VPI, VMI, and RCV. The MAX3341E sends data to an ASIC through VPI, VMI, and RCV. VPI and VMI are outputs to the single-ended receivers and RCV is the output of the differential receiver.

Output enable  $(\overline{OE})$  controls data transmission. Drive  $\overline{OE}$  low to enable data transmission on D+ and D-. Drive  $\overline{OE}$  high to disable data transmission or receive data.

#### **MODE**

MODE is a control input that selects whether differential or single-ended logic signals are recognized by the system side of the MAX3341E. Drive MODE high to select differential mode with VPO as the positive terminal and VMO as the negative terminal. Drive MODE low to select single-ended mode with VPO as the data input (Table 1).

#### **VTRM**

VTRM is the 3.3V output of the internal linear voltage regulator. VTRM powers the internal circuitry of the USB side of the MAX3341E. Connect a 1µF (min) low-ESR

ceramic or plastic capacitor from VTRM to GND, as close to VTRM as possible.

#### Vcc

In most applications, VCC is derived from the USB 5V output. If supplying VCC with an alternative power supply such as a lithium-ion battery, the VCC input range is 4.0V to 5.5V. If VCC drops below 4.0V, supply current drops to 10 $\mu$ A avoiding excessive battery drain, and D+/D-enter a high-impedance state allowing other devices to drive the lines. Bypass VCC to GND with a 1 $\mu$ F ceramic capacitor as close to the device as possible.

#### **USB Detect**

USB detect output (USB\_DET) signals to the ASIC that V<sub>CC</sub> is present. A high at USB\_DET indicates that V<sub>CC</sub> is present, while a low at USB\_DET indicates that V<sub>CC</sub> is not present.

#### SUSP

Suspend (SUSP) is a control input. Force SUSP high to place the MAX3341E in a low-power state. In this state, the quiescent supply current into  $V_{CC}$  is less than  $50\mu A$  and RCV goes low.

In suspend mode, VPI and VMI remain active as receive outputs and VTRM stays on. The MAX3341E continues to receive data from the USB, allowing the  $\mu P$  to sense activity on the D+/D- lines and wake up the MAX3341E.

The MAX3341E can also transmit data to D+ and D-while in suspend mode. This function is used to signal a remote wakeup by driving a signal on D+ and D- for a period of 1ms to 15ms. Slew rate control is not active during suspend mode, and data can only be sent at data rates up to 200kps.

#### **Data Transfer**

#### Receiving Data from the USB

Data received from the USB are output to VPI/VMI in either of two ways, differentially or single ended. To receive data from the USB, force  $\overline{OE}$  high and SUSP low. Differential data arriving at D+/D- appear as differential logic signals at VPI/VMI, and as a single-ended logic signal at RCV. If both D+ and D- are low, then VPI and VMI are low, signaling a single-ended zero condition on the bus; RCV is undefined (Table 1).

#### Transmitting Data to the USB

The MAX3341E outputs data to the USB differentially on D+ and D-. The logic driving signals may be either differential or single ended. For sending differential logic, force MODE high, force OE and SUSP low, and apply data to VPO and VMO. D+ then follows VPO, and D-follows VMO. To send single-ended logic signals, force

Table 1a. Truth Table Transmit (SUSP = 0,  $\overline{OE}$  = 0, ENUM = X)

INPUT			OUTPUT					
MODE	VPO	VMO	D+	D-	RCV	VPI	VMI	RESULT
0	0	0	0	1	0	0	1	LOGIC 0
0	0	1	0	0	X	0	0	SE0
0	1	0	1	0	1	1	0	LOGIC 1
0	1	1	0	0	X	0	0	SE0
1	0	0	0	0	X	0	0	SE0
1	0	1	0	1	0	0	1	LOGIC 0
1	1	0	1	0	1	1	0	LOGIC 1
1	1	1	1	1	Х	1	1	UNDEFINED

Table 1b. Truth Table Receive (SUSP = 0,  $\overline{OE}$  = 1, ENUM = X)

INF	PUT				
D+	D-	RCV	VPI	VMI	RESULT
0	0	Х	0	0	SE0
0	1	0	0	1	LOGIC 0
1	0	1	1	0	LOGIC 1
1	1	Х	1	1	UNDEFINED

Table 1c. Truth Table Transmit in Suspend\* (SUSP = 1,  $\overline{OE}$  = 0, ENUM = X)

	INPUT			ОИТРИТ					
MODE	VPO	VMO	D+	D-	RCV	VPI	VMI	RESULT	
0	0	0	0	1	0	0	1	LOGIC 0	
0	0	1	0	0	0	0	0	SE0	
0	1	0	1	0	0	1	0	LOGIC 1	
0	1	1	0	0	0	0	0	SE0	
1	0	0	0	0	0	0	0	SE0	
1	0	1	0	1	0	0	1	LOGIC 0	
1	1	0	1	0	0	1	0	LOGIC 1	
1	1	1	1	1	0	1	1	UNDEFINED	

<sup>\*</sup>Timing specifications are not guaranteed for D+ and D-.

Table 1d. Truth Table Receive in Suspend\* (SUSP = 1,  $\overline{OE}$  = 1, MODE = X, VPO/VMO = X, ENUM = X)

IN	PUT	ОИТРИТ				
D+	D-	RCV	VPI	VMI	RESULT	
0	0	0	0	0	VPI/VMI ACTIVE	
0	1	0	0	1	VPI/VMI ACTIVE	
1	0	0	1	0	VPI/VMI ACTIVE	
1	1	0	1	1	VPI/VMI ACTIVE	

<sup>\*</sup>Timing specifications are not guaranteed for D+ and D-.

MODE, SUSP, and  $\overline{OE}$  low, and apply data to VPO/VMO. When VMO is high, a single-ended zero condition is sent on the bus and RCV is undefined (Table 1).

#### **ESD Protection**

To protect the MAX3341E against ESD, D+ and D-have extra protection against static electricity to protect the device up to ±15kV. The ESD structures withstand high ESD in all states—normal operation, suspend, and powered down. In order for the 15kV ESD structures to work correctly, a 1µF or greater capacitor must be connected from VTRM to GND.

ESD protection can be tested in various ways; the D+ and D- input/output pins are characterized for protection to the following limits:

- 1) ±15kV using the Human Body Model
- 2) ±8kV using the IEC 1000-4-2 Contact Discharge method
- 3) ±15kV using the IEC 1000-4-2 Air-Gap method

#### **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

#### **Human Body Model**

Figure 1a shows the Human Body Model, and Figure 1b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a  $1.5 \mathrm{k}\Omega$  resistor.

#### IEC 1000-4-2

The IEC 1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX3341E helps the user design equipment that meets level 4 of IEC 1000-4-2, without the need for additional ESD-protection components.

The major difference between tests done using the Human Body Model and IEC 1000-4-2 is a higher peak current in IEC 1000-4-2, because series resistance is lower in the IEC 1000-4-2 model. Hence, the ESD withstand voltage measured to IEC 1000-4-2 is generally lower than that measured using the Human Body Model. Figure 1c shows the IEC 1000-4-2 model.

The Air-Gap Discharge test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.




Figure 1a. Human Body ESD Test Models




Figure 1b. Human Body Model Current Waveform




Figure 1c. IEC 1000-4-2 ESD Test Model

#### Machine Model

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that






Figure 2. Enable and Disable Timing, Transmitter




Figure 3. Mode 0 Timing




Figure 4. Mode 1 Timing

occurs with handling and assembly during manufacturing. All pins require this protection during manufacturing. Therefore, after PC board assembly, the Machine Model is less relevant to I/O ports.

### **Applications Information**

#### **External Components**

#### External Resistors

Two external 23.7 $\Omega$  ±1%, 1/2W resistors are required for USB connection. Place the resistors in between the MAX3341E and the USB connector on the D+ and D-lines. See *Typical Operating Circuit*.

#### **External Capacitors**

Use three external capacitors for proper operation. Use a  $0.1\mu F$  ceramic for decoupling  $V_L$ , a  $1\mu F$  ceramic for decoupling  $V_{CC}$ , and a  $1.0\mu F$  (min) ceramic or plastic filter capacitor on VTRM. Return all capacitors to GND.

### **UCSP Reliability**

The UCSP represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. CSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a CSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a CSP package. CSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Table 2 shows the testing done to characterize the CSP reliability performance. In conclusion, the UCSP is capable of performing reliably through environmental stresses as indicated by the results in Table 2. Additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.




Figure 5. D+/D- to RCV, VPI, VMI Propagation Delays




Figure 6. Test Circuits

### **Table 2. Reliability Test Data**


TEST	CONDITIONS	DURATION	NO. OF FAILURES PER SAMPLE SIZE
Temperature Cycle	-35°C to +85°C, -40°C to +100°C	150 cycles, 900 cycles	0/10, 0/200
Operating Life	T <sub>A</sub> = +70°C	240hr	0/10
Moisture Resistance	+20°C to +60°C, 90% RH	240hr	0/10
Low-Temperature Storage	-20°C	240hr	0/10
Low-Temperature Operational	-10°C	24hr	0/10
Solderability	8hr steam age	_	0/15
ESD	±2000V, Human Body Model	_	0/5
High-Temperature Operating Life	T <sub>J</sub> = +150°C	168hr	0/45

### Chip Information


TRANSISTOR COUNT: 2162

PROCESS: BiCMOS

### **Functional Diagram**




### Pin Configurations




### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.