



General Description

The MAX2058 high-linearity digital-variable-gain amplifier (DVGA) is designed to provide 62dB of total gain range and typical output IP3 and output P1dB levels of +32.3dBm and +19dBm, respectively. The device is ideal for a variety of applications, including RFID handheld and portal readers, as well as single and multicarrier 700MHz to 1200MHz GSM/EDGE, cdma2000®, WCDMA, and iDEN® base stations. The MAX2058 yields a high level of component integration, which includes two 5-bit, 31dB digital attenuators, a two-stage driver amplifier, a loopback mixer, and a serial interface to control the attenuators.

The MAX2058 is pin compatible with the MAX2059 1800MHz to 2200MHz DVGA, facilitating an easy design-in for applications where a common PC board layout is used for both frequency bands.

The MAX2058 is available in a 40-pin thin QFN package with an exposed paddle. Electrical performance is guaranteed over a -40°C to +85°C temperature range.

Applications

GSM 850/GSM 900 2G and 2.5G EDGE Base-Station Transmitters and Power Amplifiers

Cellular cdmaOne™, cdma2000, and Integrated Digital Enhanced Network (iDEN) Base-Station Transmitters and Power Amplifiers

WCDMA 850MHz and Other 3G Base-Station Transmitters and Power Amplifiers

Transmitter Gain Control

Receiver Gain Control

Broadband Systems

Automatic Test Equipment

Digital and Spread-Spectrum Communication Systems

Microwave Terrestrial Links

RFID Handheld and Portal Readers

SPI is a trademark of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. cdma2000 is a registered trademark of Telecommunications Industry Association.

iDEN is a registered trademark of Motorola, Inc. cdmaOne is a trademark of CDMA Development Group.

Features

- ♦ +32.3dBm Typical Output IP3
- ♦ +19dBm Typical Output 1dB Compression Point
- ♦ 700MHz to 1200MHz RF Frequency Range
- ◆ 1800MHz to 2200MHz RF Frequency Range (MAX2059)
- ◆ 10.5dB Typical Small-Signal Gain
- ♦ Includes Two Independent 31dB Attenuator Stages, Yielding 62dB of Total Gain-Control Range with 1dB Steps
- **♦** 3-Wire SPI™/MICROWIRE™-Compatible
- ♦ Integrated Loopback Mixer for Tx/Rx Self-**Diagnostics**
- **♦** +5V Single-Supply Operation
- ♦ External Current-Setting Resistors for Scalable **Device Power**
- **♦ Lead-Free Package Available**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX2058ETL	-40°C to +85°C	40 Thin QFN-EP** (6mm x 6mm)	T4066-3
MAX2058ETL-T	-40°C to +85°C	40 Thin QFN-EP** (6mm x 6mm)	T4066-3
MAX2058ETL+	-40°C to +85°C	40 Thin QFN-EP** (6mm x 6mm)	T4066-3
MAX2058ETL+T	-40°C to +85°C	40 Thin QFN-EP** (6mm x 6mm)	T4066-3

^{**}EP = Exposed paddle.

Pin Configuration/Functional Diagram appears at end of data sheet.

⁺Denotes lead-free package.

T = Tape-and-reel.

ABSOLUTE MAXIMUM RATINGS

VCC to GND -0.3V to +5.5V RSET1, RSET2 +1.2V to +4.0V LBBIAS (VCC - 1.5V) to +5.5V LB_EN, DATA, CS, CLK -0.3V to (VCC + 0.3V) ATTEN_INA, ATTEN_INB, ATTEN_OUTA, ATTEN_OUTB +24dBm	Operating Temperature Range (Note A)40°C to +85°C Junction Temperature
	Storage Temperature Range65°C to +150°C
Input Power+24dBm	Lead Temperature (soldering, 10s)+300°C
AMPIN, Differential LO Input Power+12dBm	25dd Tomporataro (boldomig, 100)
Continuous Power Dissipation (T _A = +70°C)	
40-Pin TQFN (derated 26.3mW/°C above +70°C)2100mW	

Note A: T_C is the temperature on the exposed paddle of the package.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(MAX2058 Typical Application Circuit, $V_{CC} = +4.75V$ to +5.25V, $R1 = 1.2k\Omega$, $R2 = 3.92k\Omega$, $R3 = 2k\Omega$, $T_{C} = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $V_{CC} = +5.0V$ and $T_{C} = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{CC}	Reference to V _{CC} , VCCLB, VCCLOGIC, VCCBIAS1, VCCBIAS2, VCCAMP	4.75	5.0	5.25	٧
Total Supply Current	loo	LB mixer disabled (LB_EN = 1)		134	156	mA
Total Supply Current	Icc	LB mixer enabled (LB_EN = 0)		158	186	IIIA
LOGIC INPUTS (DATA, CS, CLK,	LOGIC INPUTS (DATA, CS, CLK, LB_EN)					
Input High Voltage	VIH		2.4			V
Input Low Voltage	V _{IL}				8.0	V
Input Current with Logic-High	lін			0.01		μΑ
Input Current with Logic-Low	lıL			0.01		μΑ

AC ELECTRICAL CHARACTERISTICS

(MAX2058 Typical Application Circuit, V_{CC} = +4.75V to +5.25V, digital attenuators set for maximum gain, 700MHz \leq f_{RF} \leq 1200MHz, 40MHz \leq f_{LO} \leq 100MHz, T_C = -40°C to +85°C. Typical values are at V_{CC} = 5.0V, P_{IN} = 0dBm, f_{RF} = 940MHz, P_{LO} = -6dBm, f_{LO} = 45MHz, f_{LBOUT} = f_{RF} - f_{LO}, and T_C = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
RF Frequency (Note 2)		MAX2058		700		1200	MHz
nr riequelicy (Note 2)		MAX2059		1800		2200	IVIITIZ
Small-Signal Gain	Av	$f_{RF} = 940MHz, T_{C} =$	= +25°C	8.4	10.5	12.8	dB
Coin Variation us Tomoravatura		All attenuation	$T_C = -40$ °C to $+25$ °C		-0.014		4D/0C
Gain Variation vs. Temperature	emperature setti		settings $T_C = +25^{\circ}C \text{ to } +85^{\circ}C$		-0.021		dB/°C
Output Power	Pout	$P_{IN} = 0$ dBm, $f_{RF} = 940$ MHz, $T_{C} = +25$ °C		8.4	10.5	12.8	dBm
Output Power Flatness		Du. OdDm	800MHz to 900MHz		0.13		dB
Output Power Flatness		$P_{IN} = 0dBm$	900MHz to 1000MHz		-0.52		uБ
Attenuation Range					62		dB
Output Third-Order Intercept Point	OIP3	Two tones: $f_{RF1} = 940MHz$, $f_{RF2} = 941MHz$, $P_{OUT1} = P_{OUT2} = +5dBm$			32.3		dBm

AC ELECTRICAL CHARACTERISTICS (continued)

(MAX2058 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, digital attenuators set for maximum gain, $700MHz \le f_{RF} \le 1200MHz$, $40MHz \le f_{LO} \le 100MHz$, 100MHz, 100MH

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Output -1dB Compression Point (Note 3)	OP _{1dB}			19			dBm
RMS Error Vector Magnitude	EVM	P _{OUT} = +12dBm, EDGE modulation		0.5		%	
			200kHz offset		-39.2		
Spurious Emissions in 30kHz		$P_{OUT} = +12dBm,$	400kHz offset		-73.5		j
Bandwidth (Note 4)		EDGE modulation	600kHz offset		-82.7		dBc
			1.2MHz offset		-85.7		İ
Noise Figure	NF			6.8		dB	
Input Return Loss		50Ω source, minimu	ım attenuation setting	18		dB	
Output Return Loss		50Ω load, minimum	attenuation setting	20		dB	
5-BIT DIGITAL ATTENUATORS	•						•
Insertion Loss		Attenuator measure 50Ω	d separately Z _S = Z _L =	3.3		dB	
Input Third-Order Intercept Point	IIP3	Attenuator measure 50Ω, two tones: f _{RF} -941MHz, P _{IN1} = P _{IN}		44		dBm	
Control Range				31		dB	
Attenuation Step Size Variation		800MHz to 900MHz	800MHz to 900MHz		±0.08		٩D
vs. Frequency		900MHz to 1000MHz		±0.06		dB	
Attenuation Variation vs.		800MHz to 1000MHz, $T_{C} = -40^{\circ}\text{C}$ to $+25^{\circ}\text{C}$ 800MHz to 1000MHz, $T_{C} = +25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ ± 0.003			±0.002		ID /0.0
Temperature					dB/°C		
Step Size					1		dB
Relative Step Accuracy		800MHz to 1000MHz		-0.2 +0.4			dB
Absolute Step Accuracy		800MHz to 1000MHz		-0.2 +0.5		dB	
Spurious Emissions in 300kHz Bandwidth (Note 5)		No RF input, attenuator A stepped from 0 to 2dB, 7dB to 9dB, 15dB to 17dB, 0 to 31dB, 31dB to 0dB, with attenuator B at 0dB; attenuator B stepped from 0 to 2dB, 7dB to 9dB, 15dB to 17dB, 0 to 31dB, 31dB to 0dB, with attenuator A at 0dB			-85		dBm
Switching Speed		From chip select transitioning high to the output settling to within 1dB of steady state output			0.3		μs

AC ELECTRICAL CHARACTERISTICS (continued)


(MAX2058 *Typical Application Circuit*, V_{CC} = +4.75V to +5.25V, digital attenuators set for maximum gain, 700MHz \leq f_{RF} \leq 1200MHz, 40MHz \leq f_{LO} \leq 100MHz, T_C = -40°C to +85°C. Typical values are at V_{CC} = 5.0V, P_{IN} = 0dBm, f_{RF} = 940MHz, P_{LO} = -6dBm, f_{LO} = 45MHz, f_{LBOUT} = f_{RF} - f_{LO}, and T_C = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
LOOPBACK MIXER							
LO Frequency (Note 2)	fLO			40		100	MHz
LO Input Power	PLO				-6	0	dBm
Output Power (Note 6)		$P_{IN} = +5dBm, f_{RF} =$	= 940MHz, T _C = +25°C	-14.7	-12.7	-10.8	dBm
Gain Accuracy		$P_{IN} = +5dBm, T_{C}$	800MHz to 900MHz		±1.7		dB
Gain Accuracy		= -40 °C to $+25$ °C	900MHz to 1000MHz		±1.7		иь
Output Third-Order Intercept Point (Note 6)	OIP3	Two tones: f _{RF1} = 940MHz, f _{RF2} = 940.2MHz, P _{IN1} = P _{IN2} = +2dBm, T _C = +25°C			10.6		dBm
Output Noise Floor		$P_{IN} = +5dBm$			-137		dBc/Hz
ONLOGE Conitability of Times		LB_EN enable time		0.12			
ON/OFF Switching Time		LB_EN disable time		0.12		μs	
LBOUT to ATTEN_OUTB Isolation		Mixer enabled, attenuators A and B both set to 31dB, P _{IN} = +5dBm			67		dB
ATTEN_OUTB to LBOUT Isolation		Mixer disabled, P _{IN} = 0dBm			50		dB
0.1.10.1.1		Mixer enabled, 50Ω	2 load	22			ID
Output Return Loss	:	Mixer disabled, 50Ω load		23			dB
LO Port Return Loss		50Ω source			32		dB
SERIAL PERIPHERAL INTERFAC	E (SPI)						
Maximum Clock Speed					38		MHz
Data to Clock Setup Time	tcs			1			ns
Data to Clock Hold Time	tcH			9			ns
Clock to CS Setup Time	tES				4		ns
CS Positive Pulse Width	tEW			18			ns
CS Negative Pulse Width	tewn				24		ns
CLOCK Pulse Width	tcw				13		ns

- Note 1: All limits include external component losses. Output measurements taken at RFOUT or LBOUT ports of the *Typical Application Circuit*.
- Note 2: Operating outside this range is possible, but with degraded performance of some parameters.
- Note 3: Compression point characterized. It is advisable not to continuously operate the VGA RF input above +15dBm.
- Note 4: Input RF source contribution to spurious emissions (Agilent ESG 4435B, PSA E4443A): 200kHz = -39.2dBc, 400kHz = -73.5dBc, 600kHz = -83.2dBc, 1.2MHz = -85.7dBc
- Note 5: No SPI clock input applied.
- Note 6: Guaranteed by design and characterization.


Typical Operating Characteristics

(MAX2058 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, digital attenuators set for maximum gain, $700MHz \le f_{RF} \le 1200MHz$, $40MHz \le f_{LO} \le 100MHz$, $40MHz \le f_{LO} \le 100MHz$, $40MHz \le f_{LO} \le 100MHz$, 40MHz, 40M




Typical Operating Characteristics (continued)

(MAX2058 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, digital attenuators set for maximum gain, $700MHz \le f_{RF} \le 1200MHz$, $40MHz \le f_{LO} \le 100MHz$, $40MHz \le f_{LO} \le 100MHz$, $40MHz \le f_{LO} \le 100MHz$, 40MHz, 40M




Typical Operating Characteristics (continued)

(MAX2058 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, digital attenuators set for maximum gain, $700MHz \le f_{RF} \le 1200MHz$, $40MHz \le f_{LO} \le 100MHz$, $T_{C} = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $V_{CC} = 5.0V$, $P_{IN} = 0dBm$, $f_{RF} = 940MHz$, $f_{LO} = 45MHz$, $f_{LBOUT} = f_{RF} - f_{LO}$, and $T_{C} = +25^{\circ}C$, unless otherwise noted.)




Typical Operating Characteristics (continued)


(MAX2058 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, digital attenuators set for maximum gain, $700MHz \le f_{RF} \le 1200MHz$, $40MHz \le f_{LO} \le 100MHz$, $f_{CC} = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $V_{CC} = 5.0V$, $P_{IN} = 0dBm$, $f_{RF} = 940MHz$, $f_{LO} = 45MHz$, $f_{LBOUT} = f_{RF} - f_{LO}$, and $f_{CC} = +25^{\circ}C$, unless otherwise noted.)





Typical Operating Characteristics (continued)


(MAX2058 Typical Application Circuit, V_{CC} = +4.75V to +5.25V, digital attenuators set for maximum gain, 700MHz \leq f_{RF} \leq 1200MHz, 40MHz \leq f_{LO} \leq 100MHz, T_C = -40°C to +85°C. Typical values are at V_{CC} = 5.0V, P_{IN} = 0dBm, f_{RF} = 940MHz, f_{LO} = 45MHz, f_{LBOUT} = f_{RF} - f_{LO}, and T_C = +25°C, unless otherwise noted.)















Typical Operating Characteristics (continued)

(MAX2058 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, digital attenuators set for maximum gain, 700MHz $\leq f_{RF} \leq 1200$ MHz, 40MHz $\leq f_{LO} \leq 100$ MHz, $T_{C} = -40$ °C to +85°C. Typical values are at $V_{CC} = 5.0V$, $P_{IN} = 0$ dBm, $f_{RF} = 940$ MHz, $f_{LO} = 45$ MHz, $f_{LBOUT} = f_{RF} - f_{LO}$, and $T_{C} = +25$ °C, unless otherwise noted.)









____Pin Description

PIN	NAME	FUNCTION
1	LO+	Loopback Mixer Local Oscillator Positive Input
2	LO-	Loopback Mixer Local Oscillator Negative Input
3	VCCLB	Loopback Mixer Supply Voltage. +5V supply for the internal loopback mixer. Bypass to GND with 100pF and 0.1µF capacitors as close as possible to the pin.
4	LBOUT	Loopback Mixer RF Output. Internally matched to 50Ω . AC-couple with a capacitor.
5	LB_EN	Loopback Mixer Logic Input. Set to logic-low 0 to enable the mixer. Set to logic-high 1 to disable the mixer.
6	DATA	SPI Digital Data Input
7	CLK	SPI Clock Input
8	CS	SPI Chip-Select Input
9	VCCLOGIC	Logic Supply Voltage. +5V supply for the internal logic circuitry. Bypass to GND with 100pF and 0.1µF capacitors as close as possible to the pin.
10, 11, 13, 14, 16, 17, 19, 22, 24, 25, 26, 30, 32, 34, 35, 37, 38	GND	Ground
12	ATTEN_OUTB	Attenuator B Output. Internally matched to 50Ω .
15	Vcc	Attenuator B Supply. +5V supply for attenuator B. Bypass to GND with 100pF and 0.01µF capacitors as close as possible to the pin.
18	ATTEN_INB	Attenuator B Input. Internally matched to 50Ω .
20	RSET2	Output Amplifier Bias-Current-Setting Resistor. Sets the bias current for the output amplifier stage. Connect a $3.92k\Omega$ resistor to ground.
21	VCCBIAS2	Bias Circuit Supply Voltage. +5V supply for the internal bias circuitry. Bypass to GND with 1000pF and 0.1µF capacitors as close as possible to the pin.
23	AMPOUT	RF Amplifier Output. Internally matched to 50Ω .
27	VCCAMP	RF Amplifier Supply Voltage. +5V supply for the RF amplifier. Bypass to GND with 1000pF and 0.1µF capacitors as close as possible to the pin.
28	AMPIN	RF Amplifier Input. Internally matched to 50Ω .
29	VCCBIAS1	Bias Circuit Supply Voltage. +5V supply for the internal bias circuitry. Bypass to GND with 1000pF and 0.1µF capacitors as close as possible to the pin.
31	RSET1	Input Amplifier Bias-Current-Setting Resistor. Sets the bias current for the input amplifier stage. Connect a $1.2k\Omega$ resistor to ground.
33	ATTEN_OUTA	Attenuator A Output. Internally matched to 50Ω .
36	Vcc	Attenuator A Supply Voltage. +5V supply for attenuator A. Bypass to GND with 100pF and 0.01µF capacitors as close as possible to the pin.
39	ATTEN_INA	Attenuator A Input. Internally matched to 50Ω .
40	LBBIAS	Loopback Mixer Bias-Current-Setting Resistor. Sets the bias current for the mixer. Connect a $2k\Omega$ resistor to ground.
EP	GND	Exposed Ground Paddle. Solder the exposed paddle to GND using multiple vias.
	!	<u> </u>

Detailed Description

The MAX2058 high-linearity DVGA consists of two 5-bit, 31dB digital attenuators, a fixed-gain two-stage driver amplifier, a loopback mixer, and a serial interface to control the attenuators. This high level of component integration makes the MAX2058 ideal for base-station transmitter applications. The MAX2058 is designed to operate in the 700MHz to 1200MHz frequency ranges. The overall cascaded performance of the MAX2058 produces a typical 10.5dB gain, a +32.3dBm OIP3, a 19dBm OP1dB, and a total 62dB gain-control range.

5-Bit Attenuators

The MAX2058 integrates two 5-bit digital attenuators to achieve a high dynamic range. Each attenuator has a 31dB control range, a 1dB step size, and is programmed with the 3-wire SPI. See the *Applications Information* section and Table 1 for attenuator programming details. The attenuators can be used for both static and dynamic power control.

Table 1. Attenuator Programming

ATTENUATOR A (5 MSBs)	ATTENUATOR B (5 LSBs)
Bit 9 = 16dB step	Bit 4 = 16dB step
Bit 8 = 8dB step	Bit 3 = 8dB step
Bit 7 = 4dB step	Bit 2 = 4dB step
Bit 6 = 2dB step	Bit 1 = 2dB step
Bit 5 = 1dB step	Bit 0 = 1dB step




Figure 1. SPI Timing Diagram

Driver Amplifier

The MAX2058 includes a two-stage medium power amplifier with a fixed 17.5dB gain. The driver amplifier circuit is optimized for high linearity and medium output power capability for the 800MHz to 1000MHz frequency range. The driver amplifier is intended to amplify a modulated signal and drive a high-power amplifier in base-station transmitters. In a typical application, the driver amplifier is cascaded in between the two digital attenuators. See the *Typical Application Circuit*.

The two-stage amplifier stage can be disabled for applications where only the digital attenuators and/or loopback mixer are used. To disable the two-stage amplifier, ground or leave unconnected the amplifier supplies VCCBIAS2, VCCAMP, VCCBIAS1, and also the inputs for setting the amplifier bias currents RSET1, RSET2. This reduces the supply current by approximately 132mA under typical conditions.

Loopback Mixer

The MAX2058 loopback mixer uses a double-balanced active architecture designed to operate with a 700MHz to 1200MHz RF frequency range, and a 40MHz to 100MHz LO frequency range. The RF port of the mixer is connected internally (with an on-chip switch) to the input of the first attenuator stage. The mixer's IF port is matched for a single-ended 50Ω impedance, while the LO port requires a differential input impedance of 100Ω .

The loopback mixer facilitates a self-diagnostic mode for cellular transceivers, whereby the Tx band signal at the input of the mixer can be translated up or down to the corresponding Rx band. This translated signal can then be fed back to the radio's receiver for complete Tx/Rx loop diagnostics. The loopback mixer is enabled and disabled with LB_EN. Set LB_EN to a logic-low 0 to enable the mixer, set LB_EN to a logic-high 1 to disable the mixer.

_Applications Information

SPI Interface and Attenuator Settings

The two 5-bit attenuators are programmed with the 3-wire SPI/MICROWIRE-compatible serial interface using 10-bit words. Bit 9 of the 10-bit data is shifted in first, along with all remaining data bits, on the rising edge of the clock regardless of $\overline{\text{CS}}$ being high or low. Once all the data bits are shifted in, all will be sent to the attenuators on the rising edge of $\overline{\text{CS}}$, thus changing the attenuation state. For standard SPI operation, pull $\overline{\text{CS}}$ low for the duration of a valid 10-bit data set (tewn). This $\overline{\text{CS}}$ negative pulse width includes the setup time of the rising clock edge to $\overline{\text{CS}}$ transitioning high (tes). See Figure 1.

The 5 MSBs of the 10-bit word program attenuator A, and the 5 LSBs of the 10-bit word program attenuator B. Each bit sets the attenuators to a corresponding attenuation level. For example, logic-low 0 for bit 5 and bit 0 of attenuator A and B, respectively, sets both attenuators at 1dB. 00000 configures both attenuators for 31dB attenuation and 11111 sets for 0dB attenuation. See Table 1 for programming details.

External Bias

Bias currents for the two-stage amplifier and the loop-back mixer are set and optimized with external resistors. Resistor R1 (pin 31) sets the bias current for the input amplifier, R2 (pin 20) sets the bias current for the output amplifier, and R3 (pin 40) sets the bias for the loopback mixer. The external biasing resistor values can be increased for reduced current operation at the expense of performance. Contact the factory for details.

Board Layout

The pin configuration of the MAX2058 has been optimized to facilitate a very compact physical layout of the device and its associated discrete components.

The exposed paddle (EP) of the MAX2058's thin QFN-EP package provides a low thermal-resistance path to the die. It is important that the PC board on which the MAX2058 is mounted be designed to conduct heat

from the EP. In addition, provide the EP with a low-inductance path to electrical ground. The EP **MUST** be soldered to a ground plane on the PC board, either directly or through an array of plated via holes.

Table 2. Component List Referring to the Typical Application Circuit

COMPONENT	VALUE	DESCRIPTION
C1, C4, C10, C13, C16	0.1µF	Microwave capacitors (0603)
C2, C5, C8, C17	100pF	Microwave capacitors (0402)
C3, C6, C14, C19	47pF	Microwave capacitors (0402)
C7, C18	0.01µF	Microwave capacitors (0402)
C9, C12, C15	1000pF	Microwave capacitors (0402)
C11	3.9pF	Microwave capacitor (0402)
R1	1.2kΩ	±1% resistor (0402)
R2	3.92 k Ω	±1% resistor (0402)
R3	2.0kΩ	±1% resistor (0402)
R4	110Ω	±1% resistor (0402)
T1	2:1	RF transformer (100:50) Mini-Circuits TC2-1T
U1	_	MAX2058 MAXIM IC





Figure 2. Direct Conversion Transmitter for GSM/EDGE Basestations

Direct-Conversion Base-Station Transmitter


The MAX2058/MAX2059 are designed to interface directly with Maxim's direct-conversion quadrature modulators and high-speed DACs to provide a complete solution for GSM/EDGE base-station transmitter applications. See Figure 2. The MAX2058/MAX2059,

together with the MAX2021/MAX2022/MAX2023* direct-conversion modulators/demodulators, the MAX5873 dual-channel DAC, and the MAX4395 quad amplifier, form an ideal total transmitter lineup. This overall system is highly efficient and low cost, while maintaining high linearity and low noise performance.

Typical Application Circuit



Pin Configuration/Functional Block Diagram



Chip Information

Package Information

PROCESS: SiGe BiCMOS

For the latest package outline information, go to www.maxim-ic.com/packages.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.