General Description

The MAX2034 four-channel, low-power, ultra-low-noise preamplifier is designed for ultrasound and medical instrumentation applications. Each low-noise amplifier has a single-ended input, differential output, a highly accurate 19dB fixed gain, and a wide -3dB bandwidth of 70MHz. The high-gain accuracy of the amplifier allows for exceptional channel-to-channel gain matching, which is necessary for high-performance ultrasound-imaging applications. The MAX2034 also includes an on-chip programmable input impedance feature that allows the device to be compatible with a variety of common source impedances ranging from 50Ω to $1k\Omega$. The input impedance of each amplifier uses a feedback topology for active impedance matching. The active input impedance matching feature achieves an exceptionally low 2.2dB noise figure with a source and input impedance of 200Ω .

The MAX2034 has excellent dynamic and linearity performance characteristics optimized for all ultrasoundimaging modalities including second harmonic 2D imaging and continuous wave Doppler. The device achieves a second harmonic distortion of -68dBc at V_{OUT} = 1V_{P-P} and f_{IN} = 5MHz, and an ultrasound-specific* two-tone third-order intermodulation distortion performance of -55dBc at V_{OUT} = 1V_{P-P} and f_{IN} = 5MHz.

The MAX2034 is also optimized for quick overload recovery for operation under the large input signal conditions typically found in ultrasound input-buffer imaging applications.

The MAX2034 is available in a 48-pin thin QFN package with an exposed paddle. Electrical performance is guaranteed over a 0°C to +70°C temperature range.

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
		48 Thin QFN-EP**	
MAX2034CTM+	0°C to +70°C	(7mm x 7mm)	T4877-4
MAX2034CTM	0° C to +70°C	48 Thin QFN-EP** (7mm x 7mm)	T4877-4
MAX2034CTM+T	0°C to +70°C	48 Thin QFN-EP** (7mm x 7mm)	T4877-4
MAX2034CTM-T	0°C to +70°C	48 Thin QFN-EP** (7mm x 7mm)	T4877-4

**EP = Exposed paddle.

+Denotes lead-free package.

T = Tape-and-reel package.


*See the Ultrasound-Specific IMD3 Specification in the Applications Information section.

Features

- High-Level Integration of 4 Channels
- Digitally Programmable Input Impedance (R_{IN}) of 50Ω, 100Ω, 200Ω, and 1kΩ
- Integrated Input Clamp
- Integrated Input-Damping Capacitor
- Ultra-Low 2.2dB Noise Figure at Rs = RIN = 200Ω
- ◆ 70MHz, -3dB Bandwidth
- Low 58mW/Channel Power Dissipation
- HD2 of -68dBc at VOUT = 1VP-P and fIN = 5MHz for Exceptional Second Harmonic Imaging Performance
- Two-Tone Ultrasound-Specific* IMD3 of -55dBc at VOUT = 1VP-P and fIN = 5MHz for Exceptional PW/CW Doppler Performance
- Quick Large-Signal Overload Recovery
- Single +5V Supply Operation
- Sleep Mode

Applications

Ultrasound Imaging Sonar Signal Amplification



Typical Application Circuit appears at end of data sheet.

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Ordering Information



ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	0.3V to +5.5V
Any Other Pins to GND	-0.3V to (V _{CC} + 0.3V)
IN_ to INB	
INC_ to GND	24mA to +24mA
Continuous Power Dissipation (T _A =	= +70°C)
48-Pin TQFN (derated 40mW/°C	above +70°C)3200mW

Operating Temperature Range	0°C to +70°C
Junction Temperature	+150°C
θJC	0.8°C/W
θ」Α	25°C/W
Storage Temperature Range	40°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(MAX2034 *Typical Application Circuit*, V_{CC} = +4.75V to +5.25V, no input signal applied between IN1–IN4 and GND, $T_A = 0^{\circ}C$ to +70°C. Typical values are at V_{CC} = +5.0V and $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage	V _{CC}		4.75	5.0	5.25	V
Total Supply Current	ICC	Normal mode (PD = 0), no signals applied, see the <i>Typical Operating Characteristics</i> for I_{CC} as a function of input signal		46.5	54.5	mA
	ICC,PD	Sleep mode (PD = 1), V_{IN} = 112mV _{P-P} at 5MHz		0.8	4	
LOGIC INPUTS (PD, D2, D1, D0)						
Input High Voltage	VIH		4.0			V
Input Low Voltage	VIL				1.0	V
Input Current with Logic-High	IIН				1	μA
Input Current with Logic-Low	Ι _Ι				1	μΑ

AC ELECTRICAL CHARACTERISTICS

(MAX2034 *Typical Application Circuit*, V_{CC} = +4.75V to +5.25V, source impedance R_S = 200 Ω , PD = 0, D2/D1/D0 = 0/1/0 (R_{IN} = 200 Ω), signal AC-coupled to IN_, INB_ is AC grounded, V_{OUT} is the differential output between OUT_+ and OUT_-, f_{IN}_ = 5MHz, R_L = 200 Ω between the differential outputs, C_L = 20pF from each output to ground, T_A = 0°C to +70°C. Typical values are at V_{CC} = 5.0V and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
		D2/D1/D0 = 0/0/0		53		
Input Resistance	Dui	D2/D1/D0 = 0/0/1		105		Ω
	R _{IN}	D2/D1/D0 = 0/1/0		206		52
		D2/D1/D0 = 0/1/1		870		
Typical Input Resistance Variation from Nominal Programmed				±1		%
Input Capacitance	CIN			40		рF
Gain	Av	(OUT_+ - OUT) / IN_		19		dB
Part-to-Part Gain Variation from Nominal		$T_A = +25^{\circ}C, R_L = 200\Omega \pm 10\%$	0	±0.1	±0.5	dB
-3dB Small-Signal Gain Bandwidth	f-3dB	D2/D1/D0 = 0/0/0, (50 Ω input impedance), V _{OUT} = 0.2V _{P-P}		70		MHz
Slew Rate				280		V/µs



AC ELECTRICAL CHARACTERISTICS (continued)


(MAX2034 *Typical Application Circuit*, V_{CC} = +4.75V to +5.25V, source impedance R_S = 200 Ω , PD = 0, D2/D1/D0 = 0/1/0 (R_{IN} = 200 Ω), signal AC-coupled to IN_, INB_ is AC grounded, V_{OUT} is the differential output between OUT_+ and OUT_-, f_{IN} = 5MHz, R_L = 200 Ω between the differential outputs, C_L = 20pF from each output to ground, T_A = 0°C to +70°C. Typical values are at V_{CC} = 5.0V and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$R_{S} = R_{IN} = 50\Omega$		4.1		
Noise Figure		$R_{S} = R_{IN} = 100\Omega$		2.9		dD
Noise Figure	NF	$R_{S} = R_{IN} = 200\Omega$		2.2		dB
		$R_S = R_{IN} = 1000\Omega$		1.4		
Input-Referred Noise Voltage		$D2 = 1$ (high input impedance), $f_{IN} = 5MHz$		0.87		nV/√Hz
Input-Referred Noise Current		D2 = 1 (high input impedance), f _{IN} = 5MHz		2.1		pA/√Hz
Second Harmonic	HD2	f_{IN} = 5MHz, V_{OUT} = 1 V_{P-P} differential	-50	-68		dBc
	TIDZ	f_{IN} = 10MHz, V_{OUT} = 1 V_{P-P} differential		-66		UDC
Third Harmonic	HD3	f_{IN} = 5MHz, V_{OUT} = 1 V_{P-P} differential		-50		dBc
	TID5	f_{IN} = 10MHz, V_{OUT} = 1 V_{P-P} differential		-44		ubc
Two-Tone Intermodulation	IMD3	4.99MHz tone relative to the second tone at 5.01MHz, which is 25dB lower than the first tone at 5.00MHz, $V_{OUT} = 1V_{P-P}$ differential	-45	-55		dBc
Distortion (Note 2)		7.49MHz tone relative to the second tone at 7.51MHz, which is 25dB lower than the first tone at 7.50MHz, $V_{OUT} = 1V_{P-P}$ differential		-52		UBC
Maximum Output Signal Amplitude		Differential output		4.4		Vp-p
Gain Compression		Gain at V _{IN} = 112mV _{P-P} relative to gain at V _{IN} = 550mV _{P-P}		0.5	3	dB
Output Common-Mode Level				2.45		V
Output Impedance		Single-ended		5.3		Ω
Phase Matching Between Channels		Phase difference between channels with $V_{IN_}$ = 195mV peak (-3dB full scale), $f_{IN_}$ = 10MHz		±1.5		deg
Channel-to-Channel Crosstalk		f_{IN} = 10MHz, V_{OUT} = 1 V_{P-P} , adjacent channels	50	66		dB
Switch Time from Normal to Sleep Mode		Supply current settles to 90% of nominal sleep- mode current I _{CC,PD}		0.3		ms
Switch Time from Sleep to Normal Mode		V_{OUT} settles to 90% of final $1V_{P\mbox{-}P}$ output		0.3		ms

Note 1: Min and max limits at $T_A = +25^{\circ}$ C and $+70^{\circ}$ C are guaranteed by design, characterization, and/or production test. **Note 2:** See the *Ultrasound-Specific IMD3 Specification* in the *Applications Information* section.


(MAX2034 Typical Application Circuit, $V_{CC} = +4.75V$ to +5.25V, source impedance $R_S = 200\Omega$, PD = 0, D2/D1/D0 = 0/1/0 ($R_{IN} = 200\Omega$), signal AC-coupled to IN_, INB_ is AC grounded, V_{OUT} is the differential output between OUT_+ and OUT_-, f_{IN} = 5MHz, R_L = 200 Ω

Typical Operating Characteristics




Typical Operating Characteristics (continued)


(MAX2034 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, source impedance $R_S = 200\Omega$, PD = 0, D2/D1/D0 = 0/1/0 ($R_{IN} = 200\Omega$), signal AC-coupled to IN_, INB_ is AC grounded, V_{OUT} is the differential output between OUT_+ and OUT_-, $f_{IN} = 5MHz$, $R_L = 200\Omega$ between the differential outputs, $C_L = 20pF$ from each output to ground, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, unless otherwise specified.)



LARGE-SIGNAL NOISE FIGURE vs. OFFSET FREQUENCY 6 $R_{IN} = 200\Omega$ $RI = 200\Omega$ (dB) 5 $f_{IN} = 5MHz$ LARGE-SIGNAL NOISE FIGURE $V_{IN} = 300 \text{mV}_{P_P}$ 4 $V_{IN} = 200 \text{mV}_{P-P}$ 3 2 \mathbb{N} $V_{IN} = 112 m V_{P-F}$ SMALL-SIGNAL 1 NOISE FIGURE 0 0.1 10 100 1 OFFSET FREQUENCY (kHz)

CHANNEL-TO-CHANNEL CROSSTALK vs. Frequency






MAX2034



(MAX2034 *Typical Application Circuit*, $V_{CC} = +4.75V$ to +5.25V, source impedance $R_S = 200\Omega$, PD = 0, D2/D1/D0 = 0/1/0 ($R_{IN} = 200\Omega$), signal AC-coupled to IN_, INB_ is AC grounded, V_{OUT} is the differential output between OUT_+ and OUT_-, $f_{IN} = 5MHz$, $R_L = 200\Omega$ between the differential outputs, $C_L = 20pF$ from each output to ground, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, unless otherwise specified.)



Pin Description

PIN	NAME	FUNCTION
1	INC1	Channel 1 Analog Input Clamp. Input port to the integrated clamping diodes.
2	INB1	Channel 1 Analog Bypass Input. Connect a capacitor to GND as close as possible to the pin.
3	ZF2	Channel 2 Active Impedance-Matching Port. AC-couple to the source circuit with a capacitor.
4	IN2	Channel 2 LNA Analog Input. Single-ended input for channel 2 amplifier. Connect the analog input to the source circuit through a series capacitor.
5	INC2	Channel 2 Analog Input Clamp. Input port to the integrated clamping diodes.
6	INB2	Channel 2 Analog Bypass Input. Connect a capacitor to GND as close as possible to the pin.
7	ZF3	Channel 3 Active Impedance-Matching Port. AC-couple to the source circuit with a capacitor.
8	IN3	Channel 3 LNA Analog Input. Single-ended input for channel 3 amplifier. Connect the analog input to the source circuit through a series capacitor.
9	INC3	Channel 3 Analog Input Clamp. Input port to the integrated clamping diodes.
10	INB3	Channel 3 Analog Bypass Input. Connect a capacitor to GND as close as possible to the pin.
11	ZF4	Channel 4 Active Impedance-Matching Port. AC-couple to the source circuit with a capacitor.
12	IN4	Channel 4 LNA Analog Input. Single-ended input for channel 4 amplifier. Connect the analog input to the source circuit through a series capacitor.
13	INC4	Channel 4 Analog Input Clamp. Input port to the integrated clamping diodes.
14	INB4	Channel 4 Analog Bypass Input. Connect a capacitor to GND as close as possible to the pin.
15, 21, 22, 25, 26, 33, 37, 39, 40, 46	GND	Ground
16, 17, 20, 27, 30, 34, 38, 41, 44, 45	V _{CC}	5V Power Supply. Supply for the four LNAs. Bypass each V_{CC} supply with a 100nF capacitor as close as possible to the pin.

Pin Description (continued)

PIN	NAME	FUNCTION
18, 19, 42	D1, D0, D2	Digitally Programmable Inputs. Programs the input impedance of each amplifier. See Table 1 on input impedance programming information.
23	OUT4-	Channel 4 LNA Analog Inverting Output
24	OUT4+	Channel 4 LNA Analog Noninverting Output
28	OUT3-	Channel 3 LNA Analog Inverting Output
29	OUT3+	Channel 3 LNA Analog Noninverting Output
31	OUT2-	Channel 2 LNA Analog Inverting Output
32	OUT2+	Channel 2 LNA Analog Noninverting Output
35	OUT1-	Channel 1 LNA Analog Inverting Output
36	OUT1+	Channel 1 LNA Analog Noninverting Output
43	PD	Power-Down. Drive PD high to put the device in sleep mode. Drive PD low for normal mode.
47	ZF1	Channel 1 Active Impedance-Matching Port. AC-couple to the source circuit with a capacitor.
48	IN1	Channel 1 LNA Analog Input. Single-ended input for channel 1 amplifier. Connect the analog input to the source circuit through a series capacitor.
EP	GND	Exposed Paddle. Solder the exposed paddle to the ground plane using multiple vias.

Detailed Description

The MAX2034 is a four-channel, ultra-low-noise preamplifier. Each amplifier features single-ended inputs, differential outputs, and provides an accurate fixed gain of 19dB with a wide -3dB bandwidth of 70MHz. The highgain accuracy of the amplifier allows for exceptional channel-to-channel gain matching, which is necessary for high-performance ultrasound-imaging applications. The device has an exceptionally low noise figure, making it ideal for use in ultrasound front-end designs. Noise figure is typically 2.2dB for a source impedance and programmed input impedance of 200Ω .

The MAX2034 is optimized for excellent dynamic range and linearity performance characteristics, making it ideal for ultrasound-imaging modalities including second harmonic 2D imaging and continuous wave Doppler. The device achieves an HD2 of -68dBc at V_{OUT} = 1VP-P and f_{IN_} = 5MHz, and an ultrasound-specific two-tone IMD3 performance of -55dBc at V_{OUT} = 1VP-P and f_{IN_} = 5MHz. See the *Ultrasound-Specific IMD3 Specification* in the *Applications Information* section.

Active Impedance Matching

To provide exceptional noise-figure characteristics, the input impedance of each amplifier uses a feedback topology for active impedance matching. A feedback resistor of the value $(1 + (A / 2)) \times R_S$ is added between the inverting output of the amplifier to the input. The input impedance is the feedback resistor, Z_F , divided by 1 + (A / 2). The factor of two is due to the gain of the


amplifier, A, being defined with a differential output. For common input impedances, the internal digitally programmed impedances can be used (see Table 1). For other input impedances, program the impedance for external resistor operation, and then use an externally supplied resistor to set the input impedance according to the above formula.

The gain and input impedance of the MAX2034 vs. frequency are shown in the *Typical Operating Characteristics*. Both gain and input impedance are well behaved, with no peaking characteristics. This allows the device to be used with a variety of input networks, with no requirement for series ferrite beads or shunt capacitors for stability control.

Table 1. Digitally Programmable InputImpedance

D2	D1	D0	R IN (Ω)
0	0	0	50
0	0	1	100
0	1	0	200
0	1	1	1k
1	0	0	
1	0	1	Defined by external register
1	1	0	Defined by external resistor
1	1	1	





Functional Diagram

Digitally Programmable Input Impedance

The MAX2034 features an on-chip digitally programmable input impedance, which makes the part compatible with a variety of source impedances ranging from 50Ω to $1k\Omega$. The input impedance can be programmed for 50Ω , 100Ω , 200Ω , or $1k\Omega$ through the digital inputs D2, D1, and D0. See Table 1 for programming details. In addition to these fixed values, virtually any other input impedance can be supported by using an off-chip external feedback resistor, RF. To utilize this feature, set D2, D1, and D0 to any of the four external resistor-controlled states shown in Table 1. The value of the off-chip feedback resistor can be determined by using the following relationship:

$R_F = (1 + (A / 2)) \times R_S$

where R_S is the source impedance, and A is the gain of the amplifier (A = 9) defined with a differential output.

Noise Figure

The MAX2034 is designed to provide maximum input sensitivity with its exceptionally low noise figure. The input active devices are selected for very low equivalent input noise voltage and current, and they have been optimized for source impedances from 50Ω to 1000Ω . Additionally, the noise contribution of the matching resistor is effectively divided by 1 + (A / 2). Using this scheme, typical noise figure of the amplifier is approximately 2.2dB for R_{IN} = R_S = 200Ω . Table 2 illustrates the noise figure for other input impedances.

Table 2. Noise Figure vs. Source andInput Impedances

Rs (Ω)	R IN (Ω)	NF (dB)
50	50	4.1
100	100	2.9
200	200	2.2
1000	1000	1.4

Input Clamp

The MAX2034 includes configurable integrated inputclamping diodes. The diodes are clamped to ground at ± 275 mV. The input-clamping diodes can be used to prevent large transmit signals from overdriving the inputs of the amplifiers. Overdriving the inputs could possibly place charge on the input-coupling capacitor, causing longer transmit overload recovery times. Input signals are AC-coupled to the single-ended inputs IN1–IN4, but are clamped with the INC1–INC4 inputs. See the *Typical Application Circuit*. If external clamping devices are preferred, simply leave INC1–INC4 unconnected.



Integrated Input Damping Capacitor

At high frequencies, gain peaking can occur due to an active input termination becoming less effective when the gain rolls off. Although an external shunting capacitor can be used to mitigate this effect, different input impedance modes require different capacitor values. The MAX2034 integrates a damping capacitor for each of the four programmed input impedance modes. When the input impedance is programmed by applying the appropriate D2/D1/D0, an optimal capacitor value is also chosen for the particular input impedance mode, eliminating the need for external capacitors.

Overload Recovery

The device is also optimized for quick overload recovery for operation under the large input signal conditions that are typically found in ultrasound input-buffer imaging applications. Internal signal clipping is symmetrical. Input overloads can be prevented with the input-clamping diodes. See the *Typical Operating Characteristics* that illustrate the rapid recovery time from a transmit-related overload.

Sleep Mode The sleep mode function allows the MAX2034 to be configured in a low-power state when the amplifiers are not being used. In sleep mode, all amplifiers are powered down, the total supply current of the device reduces to 0.8mA, and the input impedance of each amplifier is set at high impedance. Drive the PD input high to activate sleep mode. For normal operation, drive the PD input low.

Applications Information

Analog Input Coupling

AC-couple to ground the analog bypass input by connecting a 0.1μ F capacitor at the INB1–INB4 input to GND (0.1μ F recommended). Since the amplifiers are designed with a differential input stage, bypassing the INB1–INB4 inputs configures the MAX2034 for singleended inputs at IN1–IN4.

Connect the IN1–IN4 inputs to their source circuits through 0.1μ F series capacitors. Connect the feedback ports ZF1–ZF4 to the source circuits through 0.018μ F capacitors. (These capacitors will be 1/(5.5) as large as the input-coupling capacitors. This equalizes the high-pass filter characteristic of both the input and feedback input ports, due to the feedback resistance related by a factor of 1/(5.5) to the input impedance.)

Note that the active input circuitry of the MAX2034 is stable, and does not require external ferrite beads or shunt capacitors to achieve high-frequency stability.

The *Typical Application Circuit* illustrates these coupling capacitors. If a ground-referenced current-limiting stage precedes the MAX2034 inputs, its output can be connected to the integrated clamping diodes on pins INC1–INC4 to facilitate very rapid recovery from transient overloads associated with transmitter operation in ultrasound applications.

Analog Output Coupling

The differential outputs of the MAX2034 are capable of driving a differential load impedance of 200Ω or greater. The differential output has a common-mode bias of approximately 2.45V. AC-couple these differential outputs if the next stage has a different common-mode input range.

Board Layout

The pin configuration of the MAX2034 is optimized to facilitate a very compact physical layout of the device and its associated discrete components. A typical application for this device might incorporate several devices in close proximity to handle multiple channels of signal processing.

The exposed paddle (EP) of the MAX2034's thin QFN-EP package provides a low thermal-resistance path to the die. It is important that the PC board on which the MAX2034 is mounted be designed to conduct heat from the EP. In addition, provide the EP with a lowinductance path to electrical ground. The EP **MUST** be soldered to a ground plane on the PC board, either directly or through an array of plated via holes.




Figure 1. Ultrasound IMD3 Measurement Technique







Figure 2. Typical Single-Channel Ultrasound Application Circuit

Ultrasound-Specific IMD3 Specification

Unlike typical communications specs, the two input tones are not equal in magnitude for the ultrasoundspecific IMD3 two-tone specification. In this measurement, F1 represents reflections from tissue and F2 represents reflections from blood. The latter reflections are typically 25dB lower in magnitude, and hence the measurement is defined with one input tone 25dB lower than the other. The IMD3 product of interest (F1 - (F2 -F1)) presents itself as an undesired Doppler error signal in ultrasound applications. See Figure 1.




_Typical 200 Ω Application Circuit

MAX2034

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)

					CON	IMON [DIMENSI	ons										expos	ed pai	d varia	ATIONS				
											STOM P						DEPOPULATED		D2			E2		JEDEC MO220	DOWN
PKG		32L 7x	-		14L 7x7	,		IBL 7x	,	1 '	(T4877- 481, 7x)	•	.	56L 7x7	,	CODES	LEADS	MIN,	NOM.	MAX.		NOM.		REV. C	ALLOWE
SYMBOL		NOM.			NOM.		MIN.	NOW.		L	NOM			NOM.	MAX.	T3277-2	-	4.55	4.70	4.85	4.55		4.85	-	YES
A	0.70			0.70			0.70			0.70		0.80	0.70		0.60	13277-3	-	4.55	4.70		4.55		4.85	-	NO
		1			0.75			0.75			0.75					T4477-2	-	4.55 4.55	4.70	4.85	4.55	4.70		WKKD-1	YES
A1	0	0.02	0.05	0	0.02		٥	0.02		0	0.02		0	-	0.05	T4477-3	- 13,24,37,48	4.20	4.70	4.85	4.55	4.70		WKKD-1	YES
A2	-	0.20 RE).20 RE).20 RI	<u> </u>	-	0.20 RE	1	 ``).20 RE	- 1	T4877-3	-		5.10		4.95	5.10		-	YES
b			0.35		0.25		0.20		0.30	0.20	0.25		0.15		0.25	T4877-4	_	5,46	5.60	5.63	5,45		5.63	-	YES
D	6.90	1.000	7.10	6.90	7.00		6.90	7.00		6.90	7.00	7.10	6.90	7.00	7.10	T4877-5	-		2.50		2.40		2.60	-	NO
E		7.00	7.10		7.00		6.90	7.00	· · · · ·	6.90	7.00	7.10	6,90		7.10	T4877-6	-		5.60		5.45		5.63	-	NO
<u>e</u>	-	0.65 85	<u> </u>		0.50 85	<u> </u>		0.50 BS	<u> </u>).50 BS	<u> </u>	<u> </u>	0.40 BS	<u> </u>	T4877-7	-		5.10	5.25	4.95	5.10	5.25	-	YES
k	0.25	+	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	0.35	0,45	T5677-1	-	5.20	5.30	5.4D	5.20	5.30	5.40	-	YES
L	0.45		0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.40	0.50	0.60										
<u></u>		-	-	-		-	-		-	-	-	-	0.30	0.40	0.50										
N		32			- ++			48			44			56			4877-1 IS OTAL NUMBE					ITH 4	LEAD	s depop	ULATED.
ND NE	5:	32 8 8			44 11 11			48 12 12			44 10 12			56 14 14								ITH 4	LEAD	s depop	ULATED.
ND NOTE 1. 2. 3. 4. 6. 7. 9.	DIME ALL N IS THE SPP THE DIME 0.25 ND A DEPC COPL DRAW T48	8 8 NSIONI DIMEN: THE TERMII 	SIONS TOTAL DET INDIC b AP AND E REF TION IS TY AP CONFO '-3/-	ARE NUME 1 IDEI AILS CATED. PLIES 0.30 ER TC S POS PLIES RMS 1 -4/-5	11 11 RANCII IN MIL JER O NTIFIEI OF TE TO M mm F O THE SSIBLE TO TH TO JEI TO TH TO JEI	LUMET F TER R AND RMINA TERM IETALL TROM NUME IN A HE EX DEC I/ & T50	ERS. MINAL TERI INAL IZED TERMI BER O SYMM POSEI IO220	12 12 12 12 MINAL IDENT	ifier Ifier Intifie Val A IP, Minal AL FA	e in e Bering Are (Er ma ND IS S ON SHION K SLU	10 12 5M-11 DEGREI CONIO DETION Y BE MEAS EACH	es. Ventic Val, B Eithed Ured D An Well	NUT M R A M BETW ND E AS T	ALL CLUST BUILD CONTROL OF CONTRO	e loca dr ma Respec Rminal	m to jesd 9 Ated Within Rked Featur Ctively.	95-1 KE.	ROF	LEAD	SARE	44.				
ND NCTE 1. 2. 3. 4. 6. 7. 8. 9. 10.	DIME ALL N IS THE SPP THE DIME 0.25 ND A DEPC COPL DRAW T48 WARF	8 8 NISIONI DIMEN: THE TERMIN TERMIN TERMIN TERMIN NISION NISION NISION NISION NISION NISION NISION NISIONI COLLECTION COLLECTION COLLECTION NISIONI NISIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI NISIONI TERMIN SIONI TERMIN SIONI TERMIN SIONI TERMIN SIONI NISIONI NISIONI TERMIN SIONI NISIONI NISIONI NISIONI NISIONI TERMIN SIONI NISI	SIDNS TOTAL NAL # DET INDIG AND E REF TON IS TY AP SONFO '-3/- SHALL S FOR	ARE NUME 1 IDEI AILS CATED. PLIES CATED. PLIES PLIES RNS 1 4/-5 NOT PACK	11 11 RANCIO IN MIL DER O NTIFIEI OF TE TO M mm F O THE SIBLE TO TH TO THE SIBLE TO TH TO JEI /-6 EXCEE AGE (LUMET F TER R AND RMINA TERM IETALL ROM NUME IN A HE EX DEC IV & TSI ED 0.1 DRIENT	ERS. MINAL TERI INAL IZED IZED IZER INAL IZER INAL IZED IZER INAL INAL INAL INAL INAL INAL INAL INAL	12 12 12 M TO ANGLE S. MINAL IDENT H IDENT H I	NUME IFIER IFIER NTIFIE VAL A IP. MINAL AL FA T SIN PT TH	E IN E ARE (ARE (ER MA ND IS S ON SHION K SLU IE EXF	10 12 55M-112 55M-112 55CONTON 7 BE MEAS EACH 1. G AS POSED	es. Ventic Val, B Eithed Ured D An Well	NUT M R A M BETW ND E AS T	ALL CLUST BUILD CONTROL OF CONTRO	e loca dr ma Respec Rminal	m to jesd 9 Ated Within Rked Featur Ctively.	95-1 KE.				44.				
ND NCTE 1. 2. 3. 4. 6. 7. 8. 9. 10.	DIME ALL N IS THE SPP THE DIME 0.25 ND A DEPC COPL DRAW T48 WARF	8 8 NSIONI DIMEN: THE TERMIN SION SION SION SION NIO PULAT ANARI VING C 77-1/ PAGE S	SIDNS TOTAL NAL # DET INDIG AND E REF TON IS TY AP SONFO '-3/- SHALL S FOR	ARE NUME 1 IDEI AILS CATED. PLIES CATED. PLIES PLIES RNS 1 4/-5 NOT PACK	11 11 RANCII IN MIL BER O NTIFIEI OF TE TO M mm F O THE SIBLE TO TH TO THE SIBLE TO TH TO JEI /-6 EXCEE AGE (LUMET F TER R AND RMINA TERM IETALL ROM NUME IN A HE EX DEC IV & TSI ED 0.1 DRIENT	ERS. MINAL TERI INAL IZED IZED IZER INAL IZER INAL IZED IZER INAL INAL INAL INAL INAL INAL INAL INAL	12 12 12 M TO ANGLE S. MINAL IDENT H IDENT H I	NUME IFIER IFIER NTIFIE VAL A IP. MINAL AL FA T SIN PT TH	E IN E ARE (ARE (ER MA ND IS S ON SHION K SLU IE EXF	10 12 55M-112 55M-112 55CONTON 7 BE MEAS EACH 1. G AS POSED	es. Ventic Val, B Eithed Ured D An Well	NUT M R A M BETW ND E AS T	ALL CLUST BUILD CONTROL OF CONTRO	e loca dr ma Respec Rminal	m to jesd 9 Ated Within Rked Featur Ctively.	95-1 KE.			AS UCTO GE OL 48, 56	44.		N, 7x7		1/1

Revision History

Pages changed at Rev 1: 1, 3, 4, 11, 12

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ___

is a registered trademark of Maxim Integrated Products, Inc.