

## **Smart Quad Channel Low-Side Switch**

# Features Product Summary

- Shorted Circuit Protection
- Overtemperature Protection
- Overvoltage Protection
- Parallel Control of the Inputs (PWM Applications)
- Seperate Diagnostic Pin for Each Channel
- Power SO 20 Package with integrated cooling area
- Standby mode with low current consumption
- μC compatible Input
- Electrostatic Discharge (ESD) Protection

Supply voltage	Vs	4.8 - 3	2 V
Drain source voltage	$V_{DS(AZ)max}$	60	V
On resistance	$R_{ON 1,2}$	0.23	Ω
	R <sub>ON 3,4</sub>	0.28	Ω
Output current	I <sub>D 1,2 (max)</sub>	2 x 5	Α
	I <sub>D 3,4 (max)</sub>	2 x 3	Α




### **Application**

- All kinds of resistive and inductive loads (relays, electromagnetic valves)
- μC compatible power switch for 12 and 24 V applications
- · Solenoid control switch in automotive and industrial control systems
- Robotic Controls

### **General description**


Quad channel Low-Side-Switch (2x5A/2x3A) in Smart Power Technology (SPT) with four separate inputs and four open drain DMOS output stages. The TLE 6228 GP is fully protected by embedded protection functions and designed for automotive and industrial applications. Each channel has its own status signal for diagnostic feedback. Therefore the TLE 6228 GP is particularly suitable for ABS or Powertrain Systems.

#### **Block Diagram**





## **Detailed Block Diagram**





## **Pin Description**

Pin	Symbol	Function		
1	GND	Ground		
2	OUT1	Power Output channel 1		
3	ST1	Status Output channel 1		
4	IN4	Control Input channel 4		
5	VS	Supply Voltage		
6	STBY	Standby		
7	IN3	Control Input channel 3		
8	ST2	Status Output channel 2		
9	OUT2	Power Output channel 2		
10	GND	Ground		
11	GND	Ground		
12	OUT3	Power Output channel 3		
13	ST3	Status Output channel 3		
14	IN2	Control Input channel 2		
15	GND	Ground Logic		
16	ENA	Enable Input for all four channels		
17	IN1	Control Input channel 1		
18	ST4	Status Output channel 4		
19	OUT4	Power Output channel 4		
20	GND	Ground		

# Pin Configuration (Top view)

GND	1•	20	GND
OUT1	2	19	OUT4
ST1	3	18	ST4
IN4	4	17	IN1
VS	5	16	ENA
STBY	6	15	GNDL
IN3	7	14	IN2
ST2	8	13	ST3
OUT2	9	12	OUT3
GND	10	11	GND

P - DSO - 20 - 12


Heat slug internally connected to ground pins




# Maximum Ratings for $T_j = -40$ °C to 150°C

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Parameter	Symbol	Values	Unit
Supply voltage	V <sub>S</sub>	-0.3 + 40	V
Continuous drain source voltage (OUT1OUT4)	$V_{ m DS}$	45	V
Input voltage IN1 to IN4, ENA	$V_{\text{IN}}$ , $V_{\text{ENA}}$	- 0.3 + 6	V
Input voltage STBY	$V_{STBY}$	- 0.3 + 40	
Status output voltage	V <sub>ST</sub>	- 0.3 + 32	V
Load Dump Protection $V_{\text{Load Dump}} = U_P + U_S$ ; $U_P = 13.5 \text{ V}$	V <sub>Load Dump</sub> <sup>2</sup> )	55	V
$R_{1}^{1}$ )=2 $\Omega$ ; $t_{d}$ =400ms; IN = low or high	•		
With $R_L$ = 5 $\Omega$ for Ch. 1,2; 10 $\Omega$ for Ch. 3,4			
$(I_D = 2.7A \text{ respectively } 1.35A)$			
Operating temperature range	T <sub>j</sub>	- 40 + 150	°C
Storage temperature range	$T_{ m stg}$	- 55 + 150	
Output current per channel (see page 6)	$I_{D(lim)}$	I <sub>D(lim) min</sub>	Α
Status output current	I <sub>ST</sub>	- 5 + 5	mA
Inductive load switch off energy (single pulse) $T_j = 25^{\circ}C$	<b>E</b> <sub>AS</sub>	50	mJ
Electrostatic Discharge Voltage (human body model)	V <sub>ESD</sub>	2000	V
according to MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 - 1993			
DIN Humidity Category, DIN 40 040		E	
IEC Climatic Category, DIN IEC 68-1		40/150/56	
Thermal resistance			K/W
junction – case (die soldered on the frame)	$R_{thJC}$	2	
junction - ambient @ min. footprint	$R_{thJA}$	50	
junction - ambient @ 6 cm <sup>2</sup> cooling area		38	





PCB with heat pipes, backside 6 cm<sup>2</sup> cooling area

V3.1 Page 26. Aug. 2002

 $<sup>^{1)}</sup>$   $R_{\rm l}$ =internal resistance of the load dump test pulse generator LD200  $^{2)}$   $V_{\rm LoadDump}$  is setup without DUT connected to the generator per ISO 7637-1 and DIN 40 839.



## **Electrical Characteristics**

Parameter and Conditions	Symbol	Values			Unit
$V_S = 4.8 \text{ to } 18 \text{ V} ; T_j = -40 ^{\circ}\text{C} \text{ to } + 150 ^{\circ}\text{C}$		min	typ	max	
(unless otherwise specified)					
1. Power Supply (V <sub>S</sub> )					
Supply current (Outputs ON)	Is			8	mA
Supply current (Outputs OFF)	Is			4	mA
$V_{ENA} = L, V_{STBY} = H$					
Standby current $V_{STBY} = L$	Is			10	μΑ
Operating voltage	V <sub>S</sub>	4.8		32	\
2. Power Outputs					
ON state resistance Channel 1,2 $T_j = 25 ^{\circ}$ C	R <sub>DS(ON)</sub>		0.23	0.26	Ω
$I_D = 1A; V_S \ge 9.5 \text{ V}$ $T_j = 150^{\circ}\text{C}$				0.5	
ON state resistance Channel 3,4 $T_j = 25 ^{\circ} C$	R <sub>DS(ON)</sub>		0.28	0.4	Ω
$I_D = 1A; V_S \ge 9.5 \text{ V}$ $T_j = 150^{\circ}\text{C}$				0.75	
Z-Diode clamping voltage (OUT14) $I_D \ge 100 \text{ mA}$	$V_{\rm DS(AZ)}$	45		60	\
Pull down current $V_{STBY} = H, V_{IN} = L$	I <sub>PD</sub>	10	20	50	μA
Output leakage current <sup>3</sup> $V_{STBY} = L$ , $0V \le V_{DS} \le 20V$	I <sub>Dlk</sub>			5	μA
Output turn on time $^4$ I <sub>D</sub> = 1 A	t <sub>on</sub>	3	15	50	μ
Output turn off time $^4$ I <sub>D</sub> = 1 A	$t_{ m off}$	3	20	60	
Output on fall time $^4$ I <sub>D</sub> = 1 A	$t_{fall}$	3	10	30	
Output off rise time $^4$ I <sub>D</sub> = 1 A	$t_{\sf rise}$	3	5	30	
Overload switch-off delay time 4	$t_{ m DSO}$	20	60	100	
Output off status delay time <sup>4</sup>	$t_{D}$	500	1200	3000	
Failure extension Time for Status Report	t <sub>D-failure</sub>	500	1200	3000	
Input Suppression Time	$t_{D-IN}$	500	1200	3000	
Open Load (off) filtering Time <sup>5</sup>	$t_{\text{fOL(off)}}$	10	30	100	
3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)					
Input low voltage	V <sub>INL</sub>	- 0.3		1.0	\
Input high voltage	V <sub>INH</sub>	2.0		6.0	\
Input voltage hysteresis <sup>5</sup>	V <sub>INHys</sub>	50	200		m\
Input pull down current $V_{IN} = 5 \text{ V}; V_S \ge 6.5 \text{ V}$	I <sub>IN</sub>	10	30	60	μA
Enable pull down current $V_{ENA} = 5 \text{ V}; V_S \ge 6.5 \text{ V}$	I <sub>ENA</sub>	10	20	40	μA
4. Digital Status Outputs (ST1 - ST4) Open Drain	•				
Output voltage low $I_{ST} = 2 \text{ mA}$	$V_{\rm STL}$			0.5	\
Leakage current high	I <sub>STH</sub>			2	μA

V3.1 Page 26. Aug. 2002 5

 $<sup>^3</sup>$  If the output voltage exceeds 35V, this current (zener current of a internal structure) can rise up to 1mA  $^4$  See timing diagram, resistive load condition; V<sub>S</sub>  $\geq$  9 V  $^5$  This parameter will not be testet but assured by design



## **Electrical Characteristics**

Parameter and Conditions		Symbol	Values			Unit
$V_{\text{S}}$ = 4.8 to 18 V ; $T_{j}$ = $-$ 40 °C to + 150 °C			min	typ	max	
(unless otherwise specified)						
5. Standby Input (STBY)						
Input low voltage		V <sub>STBY</sub>	0		1	V
Input high voltage		V <sub>STBY</sub>	3.5		Vs	V
Input current	$V_{STBY} = 18 V$	I <sub>STBY</sub>			300	μΑ
6. Diagnostic Functions		·	·			
Open load detection voltage	$V_S \geq 6.5 \; V$	$V_{\rm DS(OL)}$	0.3*V <sub>S</sub>	0.33*V <sub>s</sub>	0.36*V <sub>S</sub>	V
$V_{ENA} = X, V_{IN} = L$						
Open load detection current channel 1,2	$V_{\text{S}} \geq 6.5 \; V$	I <sub>D(OL) 1,2</sub>	100	160	250	mA
$V_{ENA} = V_{IN} = H$						
Open load detection current channel 3,4	$V_{\text{S}} \geq 6.5 \; V$	I <sub>D(OL) 3,4</sub>	100	160	250	mA
$V_{ENA} = V_{IN} = H$						
Overload detection current channel 1,2	$V_S \geq 6.5 \; V$	I <sub>D(lim) 1,2</sub>	5	7.5		А
Overload detection current channel 3,4	V <sub>S</sub> ≥ 6.5 V	I <sub>D(lim) 3,4</sub>	3	5.5		Α
Overtemperature shutdown threshold <sup>5</sup>		$T_{th}$	170		200	°C
Hysteresis		$T_{hys}$		10		K
Pulse Width for static diagnostic output		t <sub>IN</sub>			500	μs

V3.1 Page 6 26. Aug. 2002

 $<sup>^{\</sup>rm 5}$  This parameter will not be tested but assured by design



## **Application Description**

This IC is especially designed to drive inductive loads (relays, electromagnetic valves). Integrated clamp-diodes limit the output voltage when inductive loads are discharged.

Four open-drain logic outputs indicate the status of the integrated ciruit. The following conditions are monitored and signalled:

- overloading of output (also shorted load to supply) in active mode
- open and shorted load to ground in active and inactive mode
- overtemperature

## **Circuit Description**

### **Input Circuits**

The control and enable inputs, both active high, consist of schmitt triggers with hysteresis. All inputs are provided with pull-down current sources. Not connected inputs are interpreted as low and the respective output stages are switched off.

In <u>standby mode</u> (STBY = LOW ) the current consumption is greatly reduced.

The circuit is active when STBY = HIGH.

If the standby function is not used, it is allowed to connect the standby pin directly to VS. <u>Status Signals</u>: The status signals are undefined for 2ms after a power up event or a STBY low to high transition.

#### **Output Stages**

The four power outputs consist of DMOS-power transistors with open drains. The output stages are short circuit protected throughout the operating range. Each output has it's own zenerclamp. This causes a voltage limitation at the power transistor when inductive loads are switched off. Parallel to the DMOS transistors there are internal pull down current sources. They are provided to detect an open load condition in the off state. They will be disconnected in the standby mode. Due to EMI measures there is an internal zenerclamp in parallel to the output stage. It gets active above 33V drain source voltage. This leads to an increasing leakage current up to 1 mA @  $V_{DS}$  = 40V.

### **Protective Circuits**

The outputs are protected against current overload and overtemperature. If the output current increases above the overload detection threshold  $I_{QO}$  for a longer time then  $t_{DSO}$  or the temperature increases above  $T_{th}$ , then the power transistor is immediately switched off. It remains off until the control signal at the input is switched off and on again.

#### **Fault Detection**

The status outputs indicate the switching state of the output stage. Under normal conditions is: ST = low Output off; ST = high Output on. If an error occurs, the logic level of the status output is inverted, as listed in the diagnostic table.

V3.1 Page 7 26. Aug. 2002

<sup>&</sup>lt;sup>6)</sup> The integrated protection functions prevent an IC destruction under fault conditions and may not be used in normal operation or permanently.



If <u>current overload</u> or <u>overtemperature</u> occurs for a longer time than  $t_{DSO}$ , the fault condition is latched into an internal register and the output is shutdown. The reset is done by switching off the corresponding control input for a time longer than  $t_{D-IN}$ .

Open load is detected for all four channels in on and off mode.

In the on mode the load current is monitored. If it drops below the specified threshold value IQU then an open load condition is detected.

In the off mode, the output voltage is monitored. An open load condition is detected when the output voltage of a given channel is below the threshold  $V_{\rm DS(OL)}$ , which is typ. 33 % of the supply voltage VS. To prevent an open load diagnosis in case of transient Voltages on the outputs the open load detection in off mode uses a filter of typ.  $50\mu s$ .

### Status output at pulse width operation

If the input is operated with a pulsed signal, the status does not follow each single pulse of the input signal. An internal delay to of typ. 1.2ms ( min 500  $\mu$ s) enables a continuous status output signal. See the timing diagrams on the following pages for further information.

This internal status delay simplifies diagnostic software for pwm applications.

## **Diagnostic Table**

In general the status follows the input signal in normal operating conditions.

If any error is detected the status is inverted.

Operating Condition	Standby Input	Enable Input	Control Input	Power Output	Status Output
	STBY	ENA	IN	Q	ST
Standby	L	Х	Х	off	Н
Normal function	ΗΗ	L H H	X L H	off off ON	L L H
Open load or short to ground	H H H	L L H	L H L H	off off off ON	H H H L
Overload or short to supply <sup>1)</sup>	Н	Н	Н	off	L
reset latch 2)	Н	Н	H  o L	off	L
	Н	L	X	off	L
Overtemperature <sup>1)</sup>	Н	Н	Н	off	L
reset latch 2)	Н	Н	H  o L	off	L
	Н	L	X	off	L

Note 1): overload/short-to-supply/overtemperature - events shorter than min. time toso specified in 2.10 will not be latched and not reported at the status pin.


V3.1 Page 8 26. Aug. 2002



Note 2) : to reset latched status-output in case of overload/short-to-supply/overtemperature the control input has to go low and stay low for longer than max. input suppression time  $t_{\text{D-IN}}$  specified in 2.13 of the characteristics

## **Failure Situations and Status Report**

## **Logic Block Diagram**





# **Timing Diagrams**

# **Output Slope**




Fig. 1

# **Overload Switch OFF Delay**





Fig. 2




# **Test Circuit**





# **Application Circuit**



The blocking capacitor C is recommended to avoid critical negative voltage spikes on VS in case of battery interruption during OFF-commutation.

V3.1 Page 12 26. Aug. 2002



# **Timing Diagrams of Diagnostic with Pulsed Input Signal**

## Normal condition, resistive load, pulsed input signal





Fig. 3

## **Current Overload**



 $t_{\text{INoff}} < t_{\text{D-IN}}$ : Input suppression time avoids a restart after overtemperature

Fig. 4



## Diagnostic status output at different open load current conditions






Fig. 5



 $t_{\text{INOFF}} < t_{\text{D}}$  leads to a static status signal

Fig. 6



 $t_{\text{INoff}} > t_{\text{D}}$  : Intermittend status signal

Fig. 7



## Normal operation, followed by open load condition





Fig. 8

## Overtemperature



V3.1 Page 15 26. Aug. 2002



## **Typical electrical Characteristics**

## **Drain-Source on-resistance**

 $R_{DS(ON)} = f(T_i)$ ;  $V_s = 9.5V$ 




Figure 6: Typical ON Resistance versus Junction-Temperature Channel 1-4

## **Output Clamping Voltage**

 $V_{DS(AZ)} = f(T_i); I_D = 100mA$ 





Figure 7: Typical Clamp Voltage versus Junction-Temperature Channel 1-4





# Package and ordering code

### all dimensions in mm

P - DSO - 20 - 12	Ordering code
TLE 6228 GP	Q67006-A9364











Published by Infineon Technologies AG, Bereichs Kommunikation St.-Martin-Strasse 76, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

V3.1 Page 18 26. Aug. 2002