

# LIN-Transceiver LDO

# Target Data Sheet

#### 1 Overview

#### 1.1 Features


- Single-wire transceiver, suitable for LIN protocol
- Transmission rate up to 20 kBaud
- Compatible to LIN specification
- Compatible to ISO 9141 functions
- Very low current consumption in sleep mode
- Control output for voltage regulator
- Short circuit proof to ground and battery
- Overtemperature protection
- Output voltage 5V, tolerance  $\leq \pm 2$  %
- 150 mA output current capability
- Low-drop voltage
- Overtemperature protection
- Reverse polarity protection
- · Short-circuit proof
- · Adjustable reset threshold
- · Wide temperature range
- · Suitable for use in automotive electronics

Туре	Ordering Code	Package
TLE 6285 G	on request	P-DSO-16-4

#### 1.2 Description

The TLE 6285 is a single-wire transceiver with a LDO. It is chip by chip integrated circuit in a P-DSO-16-4 package. It works as an interface between the protocol controller and the physical bus. The TLE 6285 is especially suitable to drive the bus line in LIN systems in automotive and industrial applications. Further it can be used in standard ISO9141 systems.

In order to reduce the current consumption the TLE 6285 offers a sleep operation mode. In this mode a voltage regulator can be controlled in order to minimize the current consumption of the whole application (VR in sleep mode <1 $\mu$ A!). The on-chip voltage regulator (VR) is designed for this application but it is also possible to use an external



**TLE 6285** 



voltage regulator. A wake-up caused by a message on the bus enables the voltage regulator and sets the RxD output low until the device is switched to normal operation mode. To achieve proper operation of the  $\mu$ C, the device supplies a reset signal. The reset delay time is selected application specific by an external capacitor. The reset threshold is adjustable.

The IC is based on the Smart Power Technology SPT<sup>®</sup> which allows bipolar and CMOS control circuitry in accordance with DMOS power devices existing on the same monolithic circuit.

The TLE 6285 is designed to withstand the severe conditions of automotive applications.



# **1.3 Pin Configuration** (top view)




Figure 1 Pinout



## **1.4 Pin Definitions and Functions:**

Pin No.	Symbol	Function
1,8,9,16	GND	Ground; place to cooling tabs to improve thermal behavior
2	INHI	Inhibit Voltage Regulator Input; TTL compatible, HIGH active (HIGH switches the VR on); connect to $V_{BAT}$ if not needed
3	RO	<b>Reset Output;</b> open collector output connected to the output via a resistor of $20k\Omega$
4	V <sub>CCO</sub>	<b>5V Output;</b> connected to GND with 22 $\mu$ F capacitor, ESC<3 $\Omega$
5	INHO	Inhibit LIN Output; to control a voltage regulator
6	RxD	<b>Receive Data Output;</b> internal $30k\Omega$ pull up to Vs, LOW in dominat state
7	ENLIN	<b>Enable LIN Input;</b> integrated $30k\Omega$ pull down, transceiver in normal operation mode when HIGH
10	V <sub>CCI</sub>	<b>5V Supply Input;</b> $V_{cc}$ input to supply the LIN transceiver
11	TxD	<b>Transmit Data Input;</b> internal $30k\Omega$ pull up to Vs, LOW in dominant state
12	BUS	<b>LIN BUS Output/Input;</b> internal $30k\Omega$ pull up to Vs, LOW in dominant state
13	V <sub>BAT</sub>	<b>Battery Supply Input;</b> a reverse current protection diode is required, block GND with 100nF ceramic capacitor and 22µF capacitor
14	R <sub>Th</sub>	<b>Reset Threshold;</b> internal defined typical 4.6V, adjustable down to 3.5V according to the voltage level on this pin; connect to GND if not needed
15	RD	Reset delay; connected to ground via external delay capacitor



# 1.5 Functional Block Diagram




Figure 2 Block Diagram



## 2 Circuit Description

The TLE 6285 is a single-wire transceiver combined with a LDO. It is a chip by chip integrated circuit in a P-DSO-16-4 package. It works as an interface between the protocol controller and the physical bus. The TLE 6285 is especially suitable to drive the bus line in LIN systems in automotive and industrial applications. Further it can be used in standard ISO9141 systems. The on-chip voltage regulator with watchdog is designed for sleep mode applications but it is also possible to use an external voltage regulator.




Figure 3 Operation Mode State Diagram

## 2.1 Operation Modes

In order to reduce the current consumption the TLE 6285 offers a sleep operation mode. This mode is selected by switching the enable input EN low (see **figure 3**, state diagram). In the sleep mode a voltage regulator can be controlled via the INHO output in order to minimize the current consumption of the whole application. A wake-up caused by a message on the communication bus automatically enables the voltage regulator by switching the INHO output high. In parallel the wake-up is indicated by setting the RxD output low. When entering the normal mode this wake-up flag is reset and the RxD output is released to transmit the bus data.



In case the voltage regulator control input is not connected to INH output or the microcontroller is active respectively, the TLE6285 can be set in normal operation mode without a wake-up via the communication bus.

# 2.2 LIN Transceiver

The LIN Transceiver has already a pull up resistor of  $30k\Omega$  as termination implemented. There is also a diode in this path, to protect the circuit from feedback of voltages from the bus line to the power supply. To configure the TLE 6285 as a master node, an additional external termination resistor of  $1k\Omega$  is required. To avoid reverse currents from the bus line into the battery supply line in case of an unpowered node, it is also recommended to place a diode in series to the external pull up. For small systems (low bus capacitance) the EMC performance of the system is supported by an additional capacitor of at least 1nF in the master node (see figure 6, application circuit).

An capacitor of  $10\mu$ F at the supply voltage input V<sub>S</sub> buffers the input voltage. In combination with the required reverse polarity diode this prevents the device from detecting power down conditions in case of negative transients on the supply line.

# 2.3 Input Capacitor

The input capacitor  $C_1$  is necessary for compensation of line influences. Using a resistor of approx. 1  $\Omega$  in series with  $C_1$ , the oscillating circuit consisting of input inductivity and input capacitance can be damped. The output capacitor is necessary for the stability of the regulating circuit. Stability is guaranteed at values  $\geq 22 \ \mu F$  and an ESR of  $\leq 5 \Omega$  within the operating temperature range. For small tolerances of the reset delay the spread of the capacitance of the delay capacitor and its temperature coefficient should be noted.

## 2.4 Voltage regulator

The 6285 incorporates a PNP based very low drop linear voltage regular. It regulates the output voltage to  $V_{CC}$  = 5 V for an input voltage range of 5.5 V  $\leq V_{l} \leq$  45 V. The control circuit protects the device against potential caused by damages overcurrent and overtemperature.

The internal control circuit achieves a 5 V output voltage with a tolerance of  $\pm$  2% in the temperature range of  $T_i = -40$  to 150 °C.

The device includes a power on reset and an under voltage reset function with adjustable reset delay time and adjustable reset switching threshold as well as a sense control/early warning function. The device includes an inhibit function to disable it when the ECU is not used for example while the motor is off.

The reset logic compares the output voltage  $V_{CC}$  to an internal threshold. If the output voltage drops below this level, the external reset delay capacitor  $C_D$  is discharged. When  $V_D$  is lower than  $V_{LD}$ , the reset output RO is switched Low. If the output voltage drop is



very short, the  $V_{LD}$  level is not reached and no reset-signal is asserted. This feature avoids resets at short negative spikes at the output voltage e.g. caused by load changes.

As soon as the output voltage is more positive than the reset threshold, the delay capacitor is charged with constant current. When the voltage reaches  $V_{\rm UD}$  the reset output RO is set High again.

The reset threshold is either the internal defined  $V_{\text{RT}}$  voltage (typical 4.6 V) or can be lowered by a voltage level at the R<sub>Th</sub> input down to 3.5 V. The reset delay time and the reset reaction time are defined by the external capacitor  $C_{\text{D}}$ . The reset function is active down to  $V_{\text{I}}$  = 1 V.

The device is capable to supply 150 mA. For protection at high input voltage above 25 V, the output current is reduced (SOA protection).

# 2.5 Reset

The power on reset feature is necessary for a defined start of the microprocessor when switching on the application. For the reset delay time after the output voltage of the regulator is above the reset threshold, the reset signal is set High again. The reset delay time is defined by the reset delay capacitor  $C_D$  at pin RD (refer to **figure 4 and 5**).

The under-voltage reset circuitry supervises the output voltage. In case  $V_Q$  decreases below the reset threshold the reset output is set LOW after the reset reaction time. The reset LOW signal is generated down to an output voltage  $V_{CC}$  to 1 V. Both the reset reaction time and the reset delay time is defined by the capacitor value.

The power on reset delay time is defined by the charging time of an external delay capacitor  $C_{\rm D}$ .

$$C_{\rm D} = (t_{\rm d} \times I_{\rm D}) \,/\,\Delta V \tag{1}$$

With  $C_{\rm D}$  reset delay capacitor

 $t_{\rm d}$  reset delay time

 $\Delta V = V_{UD}$ , typical 1.8 V for power up reset

 $\Delta V = V_{UD} - V_{LD}$  typical 1.35 V for undervoltage reset

 $I_{\rm D}$  charge current typical 6.5  $\mu$ A

For a delay capacitor  $C_{\rm D}$  =100 nF the typical power on reset delay time is 28 ms.

The reset reaction time  $t_{RR}$  is the time it takes the voltage regulator to set reset output LOW after the output voltage has dropped below the reset threshold. It is typically 1 µs for delay capacitor of 100 nF. For other values for  $C_D$  the reaction time can be estimated using the following equation:

$$t_{\rm RR} = 10 \text{ ns} / \text{nF} \times C_{\rm D}$$
 [2]

The reset output is an open collector output with a pull-up resistor of typical 20 k $\Omega$  to Q. An external pull-up can be added with a resistor value of at least 5.6 k $\Omega$ .



In addition the reset switching threshold can be adjusted by an external voltage divider. The feature is useful for microprocessors which guarantee safe operation down to voltages below the internally set reset threshold of 4.65 V typical.

If the internal used reset threshold of typical 4.65 V is used, the pin RADJ has to be connected to GND.

If a lower reset threshold is required by the system, a voltage divider defines the reset threshold  $V_{\text{Rth}}$  between 3.5 V and 4.60 V:

$$V_{\text{Rth}} = V_{\text{RADJ TH}} \times (R_1 + R_2) / R_2$$
[3]

 $V_{\mathsf{RADJ TH}}$  is typical 1.36 V.



## 3 Electrical Characteristics

#### 3.1 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

Voltages
----------

Supply voltage	V <sub>cc</sub>	-0.3	6	V	
Battery supply voltage	Vs	-0.3	40	V	
Bus input voltage	$V_{\mathrm{bus}}$	-20	32	V	
Bus input voltage	$V_{\mathrm{bus}}$	-20	40	V	t < 1 s
Logic voltages at EN, TxD, RxD	V	-0.3	V <sub>CC</sub> + 0.3	V	0 V < V <sub>cc</sub> < 5.5 V
Input voltages at INH	V <sub>INH</sub>	-0.3	V <sub>s</sub> + 0.3	V	
Output current at INH	I <sub>INH</sub>		1	mA	
Reset output voltage	$V_{R}$	- 0.3	7	V	
Reset delay voltage	$V_{D}$	- 0.3	7	V	
Output voltage Vcc	$V_{Q}$	- 0.3	7	V	
INHIBIT voltage	$V_{INH}$	- 40	45	V	
Reset Threshold voltage	$V_{Th}$	- 0.3	7	V	
Reset Threshold current	$I_{Th}$	- 10	10	mA	
Electrostatic discharge voltage at Vs, Bus	$V_{ESD}$	-4	4	kV	human body model (100 pF via 1.5 k $\Omega$ )
Electrostatic discharge voltage	$V_{ESD}$	-2	2	kV	human body model (100 pF via $1.5 \text{ k}\Omega$ )
Temperatures					
Junction temperature	Tj	-40	150	°C	

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.



# 3.2 Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks	
		min.	max.			
Supply voltage	V <sub>cc</sub>	4.5	5.5	V		
Battery Supply Voltage	Vs	6	20	V		
Junction temperature	Tj	- 40	150	°C	-	

# Thermal Shutdown (junction temperature)

Thermal shutdown temp.	$T_{\rm jSD}$	150	170	190	°C
Thermal shutdown hyst.	$\Delta T$	-	10	-	К

# **Thermal Resistances**

Junction ambient LIN	$R_{ m thj-a}$	_	185	K/W	-
Junction ambient Vreg	$R_{ m thj-a}$	_	70	K/W	_



#### 3.3 Electrical Characteristics

 $4.5 \text{ V} < V_{CC} < 5.5 \text{ V}; 6.0 \text{ V} < V_{S} < 20 \text{ V}; R_{L} = 1 \text{ k}\Omega; V_{EN} > V_{EN,ON}; -40 \text{ °C} < T_{j} < 125 \text{ °C}; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.}$ 

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		

#### **Current Consumption LIN**

Current consumption	I <sub>CC</sub>	C	).5	1.5	mA	recessive state; V <sub>TxD</sub> = V <sub>CC</sub>
Current consumption	Is	C	).5	1.0	mA	recessive state; V <sub>TxD</sub> = V <sub>CC</sub>
Current consumption	I <sub>CC</sub>	C	).7	2.0	mA	dominant state; V <sub>TxD</sub> = 0 V
Current consumption	Is	C	).7	1.5	mA	dominant state; V <sub>TxD</sub> = 0 V
Current consumption	Is	2	20	30	μA	sleep mode; <i>T</i> <sub>j</sub> = 25 °C
Current consumption	Is	2	20	40	μA	sleep mode

#### **Current Consumption Vreg**

Current consumption; $I_q = I_l - I_Q$	Ιq	-	65	105	μA	Inhibit ON; $I_Q \le 1$ mA, $T_j < 85 \text{ °C}$
Current consumption; $I_q = I_l - I_Q$	Ιq	-	65	100	μA	Inhibit ON; $I_Q \le 1$ mA, $T_j = 25 \text{ °C}$
Current consumption; $I_q = I_l - I_Q$	Ιq	-	170	500	μA	Inhibit ON; $I_Q = 10 \text{ mA}$
Current consumption; $I_q = I_l - I_Q$	I <sub>q</sub>	-	0.7	2	mA	Inhibit ON; $I_Q = 50 \text{ mA}$
Current consumption; $I_q = I_l - I_Q$	Ιq	-	-	1	μA	$V_{\text{INHI}} = 0 \text{ V};$ $T_{\text{j}} = 25 \text{ °C}$

#### **Receiver Output R×D**

HIGH level output current	I <sub>RD,H</sub>		-0.7	-0.4	mA	$V_{\rm RD}$ = 0.8 x V <sub>CC</sub> ,
LOW level output current	I <sub>RD,L</sub>	0.4	0.7		mA	$V_{\text{RD}}$ = 0.2 x V <sub>CC</sub> ,



 $4.5 \text{ V} < V_{CC} < 5.5 \text{ V}; 6.0 \text{ V} < V_{S} < 20 \text{ V}; R_{L} = 1 \text{ k}\Omega; V_{EN} > V_{EN,ON}; -40 ^{\circ}\text{C} < T_{j} < 125 ^{\circ}\text{C}; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.}$ 

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		

#### **Bus receiver**

Receiver threshold voltage, recessive to dominant edge	$V_{\rm bus,rd}$	0.44 x V <sub>S</sub>	0.48 x V <sub>S</sub>		V	-8 V < V <sub>bus</sub> < V <sub>bus,dom</sub>
Receiver threshold voltage, dominant to recessive edge	V <sub>bus,dr</sub>		0.52 x V <sub>S</sub>	0.56 x V <sub>S</sub>	V	$V_{\rm bus,rec} < V_{\rm bus} < 20 \ V$
Receiver hysteresis	$V_{\rm bus,hys}$	0.02 x V <sub>S</sub>	0.04 x V <sub>S</sub>	0.06 x V <sub>S</sub>	mV	V <sub>bus,hys</sub> = V <sub>bus,rec</sub> - V <sub>bus,dom</sub>
wake-up threshold voltage	$V_{\sf wake}$	0.40 x V <sub>S</sub>	0.55 x V <sub>S</sub>	0.70 x V <sub>S</sub>	V	

#### Transmission Input T×D

HIGH level input voltage threshold	$V_{TD,H}$		2.9	0.7 x V <sub>CC</sub>	V	recessive state
TxD input hysteresis	$V_{TD,hys}$	300	600		mV	
LOW level input voltage threshold	V <sub>TD,L</sub>	0.3 x V <sub>CC</sub>	2.1		V	dominant state
TxD pull up current	$I_{\rm TD}$	-150	-110	-80	μA	V <sub>TxD</sub> < 0.3 Vcc

#### **Bus transmitter**

Bus recessive output voltage	V <sub>bus,rec</sub>	0.9 x V <sub>S</sub>		VS	V	V <sub>TxD</sub> = V <sub>CC</sub>
Bus dominant output voltage	$V_{\rm bus,dom}$	0		1.5	V	V <sub>TxD</sub> = 0 V;
Bus short circuit current	I <sub>bus,sc</sub>	40	85	125	mA	V <sub>bus,short</sub> = 13.5 V
Leakage current	I <sub>bus,lk</sub>	-350	-100		μA	$V_{\rm CC} = 0 V, V_{\rm S} = 0 V, V_{\rm bus} = -8 V, T_{\rm j} < 85 \ ^{\circ}{\rm C}$
			5	20	μA	$V_{\rm CC} = 0 V, V_{\rm S} = 0 V, V_{\rm bus} = 20 V, T_{\rm j} < 85 ^{\circ}{\rm C}$
Bus pull up resistance	R <sub>bus</sub>	20	30	47	kΩ	



 $4.5 \text{ V} < V_{CC} < 5.5 \text{ V}; 6.0 \text{ V} < V_{S} < 20 \text{ V}; R_{L} = 1 \text{ k}\Omega; V_{EN} > V_{EN,ON}; -40 \text{ °C} < T_{j} < 125 \text{ °C}; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.}$ 

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		

#### Enable input (pin ENLIN)

HIGH level input voltage threshold	$V_{EN,on}$		2.8	0.7 x V <sub>CC</sub>	V	normal mode
LOW level input voltage threshold	$V_{EN,off}$	0.3 x V <sub>CC</sub>	2.2		V	low power mode
EN input hysteresis	V <sub>EN,hys</sub>	300	600		mV	
EN pull down resistance	R <sub>EN</sub>	15	30	60	kΩ	

#### Inhibit output (pin INHO)

HIGH level drop voltage $\Delta V_{\sf INH}$ = $V_{\sf S} - V_{\sf INH}$	$\Delta V_{INH}$		0.5	1.0	V	I <sub>INHO</sub> = - 0.15 mA
Leakage current	I <sub>INH,Ik</sub>	- 5.0		5.0	μA	sleep mode; V <sub>INHO</sub> = 0 V

## Vcc Output (pin Vcco)

Output voltage	VQ	4.90	5.00	5.10	V	1 mA $\leq I_Q \leq$ 100 mA; 6 V $\leq V_I \leq$ 16 V
Output voltage	VQ	4.85	5.00	5.15	V	$I_{\rm Q} \le 150 \text{ mA};$ 6 V $\le V_{\rm I} \le 16 \text{ V}$
Current limit	IQ	250	400	500	mA	-
Drop voltage	V <sub>dr</sub>	-	0.22	0.5	V	$I_{\rm Q}$ = 100 mA <sup>1)</sup>
Load regulation	$\Delta V_{Q}$	-	5	30	mV	$I_{\rm Q}$ = 1 mA to 100 mA
Line regulation	$\Delta V_{Q}$	-	10	25	mV	$V_{\rm I}$ = 6 V to 28 V; $I_{\rm Q}$ = 1 mA
Power Supply Ripple rejection	PSRR	-	66	-	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 1 $V_{\rm SS}$ ; $I_{\rm Q}$ = 100 mA
Output voltage	V <sub>Q</sub>	4.90	5.00	5.10	V	5 mA $\leq I_Q \leq$ 150 mA; 6 V $\leq V_I \leq$ 28 V
Output voltage	V <sub>Q</sub>	4.90	5.00	5.10	V	$6 V \le V_{l} \le 32 V;$ $I_{Q} = 100 mA;$ $T_{j} = 100 °C$



4.5 V <  $V_{CC}$  < 5.5 V; 6.0 V <  $V_S$  < 20 V; R<sub>L</sub> = 1 k $\Omega$ ;  $V_{EN}$  >  $V_{EN,ON}$ ; -40 °C <  $T_j$  < 125 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		

#### Reset Generator (pins RO,RD)

		-				
Switching threshold	V <sub>rt</sub>	4.50	4.60	4.80	V	-
Reset pull up	R <sub>RO</sub>	10	20	40	kΩ	_
Reset low voltage	V <sub>R</sub>	_	0.17	0.40	V	V <sub>Q</sub> < 4.5 V; internal R <sub>RO</sub> ; I <sub>R</sub> = 1 mA
External reset pull up	V <sub>R ext</sub>	5.6	_	_	kΩ	Pull up resistor to Q
Delay switching threshold	V <sub>DT</sub>	1.5	1.85	2.2	V	_
Switching threshold	V <sub>ST</sub>	0.40	0.50	0.60	V	_
Reset delay low voltage	V <sub>D</sub>	_	-	0.1	V	$V_{\rm Q} < V_{\rm RT}$
Charge current	I <sub>ch</sub>	4.0	8.0	12.0	μA	V <sub>D</sub> = 1 V
Reset delay time	t <sub>d</sub>	17	28	35	ms	C <sub>D</sub> = 100 nF
Reset reaction time	t <sub>rr</sub>	0.5	1.2	3.0	μ <b>s</b>	C <sub>D</sub> = 100 nF
Reset adjust switching threshold	V <sub>RADJ TH</sub>	1.26	1.36	1.44	V	V <sub>Q</sub> > 3.5 V

#### Inhibit Input (pin INHI)

Inhibit OFF voltage range	$V_{\overline{\text{INH}}}$	_	_	0.8	V	V <sub>Q</sub> off
	OFF					
Inhibit ON voltage range	$V_{\overline{\text{INH}} \text{ ON}}$	3.5	-	I	V	V <sub>Q</sub> on
High input current	I <sub>INH</sub> ON	-	3	5	μA	V <sub>INHI</sub> = 5 V
Low input current	$I_{\overline{\text{INH}} \text{ OFF}}$	-	0.5	2	μA	$V_{\rm INHI} = 0 V$

**Note:** The reset output is low within the range  $V_Q = 1$  V to  $V_{Q,rt}$ <sup>1)</sup>Drop voltage =  $V_i - V_Q$  (measured when the output voltage has dropped 100 mV from the nominal value obtained at 6 V input)



 $4.5 \text{ V} < V_{CC} < 5.5 \text{ V}; 6.0 \text{ V} < V_{S} < 20 \text{ V}; R_{L} = 1 \text{ k}\Omega; V_{EN} > V_{EN,ON}; -40 \text{ °C} < T_{j} < 125 \text{ °C}; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.}$ 

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		

#### **Dynamic Transceiver Characteristics**

		1	1	1	T	1
falling edge slew rate	S <sub>bus(L)</sub>	-3	-2.0	-1	V/µs	$80\% > V_{bus} > 20\%$ $C_{bus} = 3.3 \text{ nF};$ $T_{ambient} < 85 ^{\circ}\text{C};$ $V_{CC} = 5 \text{ V}; \text{ V}_{S} = 13.5 \text{ V}$
rising edge slew rate	$S_{\sf bus(H)}$	1	1.5	3	V/µs	$\begin{array}{l} 20\% < V_{bus} < 80\% \\ C_{bus} = 3.3 \text{ nF}; \\ V_{CC} = 5 \text{ V}; \text{ V}_{S} = 13.5 \text{ V} \end{array}$
Propagation delay TxD-to-RxD LOW (recessive to dominant)	t <sub>d(L),TR</sub>	2	5	10	μs	$C_{bus} = 3.3 nF;$ V <sub>CC</sub> = 5 V; V <sub>S</sub> = 13.5 V $C_{RxD} = 20 pF$
Propagation delay TxD-to-RxD HIGH (dominant to recessive)	t <sub>d(H),TR</sub>	2	5	10	μs	$C_{bus} = 3.3 \text{ nF};$ V <sub>CC</sub> = 5 V; V <sub>S</sub> = 13.5 V $C_{RxD} = 20 \text{ nF}$
Propagation delay TxD LOW to bus	t <sub>d(L),T</sub>		1	4	μs	V <sub>CC</sub> = 5 V
Propagation delay TxD HIGH to bus	t <sub>d(H),T</sub>		1	4	μs	V <sub>CC</sub> = 5 V
Propagation delay bus dominant to RxD LOW	t <sub>d(L),R</sub>		1	4	μs	V <sub>CC</sub> = 5V; C <sub>RxD</sub> = 20pF
Propagation delay bus recessive to RxD HIGH	t <sub>d(H),R</sub>		1	4	μs	V <sub>CC</sub> = 5 V; C <sub>RxD</sub> = 20 pF
Receiver delay symmetry	t <sub>sym,R</sub>	-2		2	μs	$t_{\text{sym},\text{R}} = t_{d(L),\text{R}} - t_{d(H),\text{R}}$
Transmitter delay symmetry	t <sub>sym,T</sub>	-2		2	μs	$t_{\text{sym},\text{T}} = t_{d(L),\text{T}} - t_{d(H),\text{T}}$
Wake-up delay time	twake	30	100	200	μs	





# 4 Diagrams





Figure 4 Time Response, Watchdog with High-Frequency Clock




# **Typical Performance Characteristics**

# Output Voltage $V_{Q}$ versus Temperature $T_{j}$




#### Output Voltage $V_{q}$ versus Input Voltage $V_{I}$







Charge Current  $I_{ch}$  versus Temperature  $T_{j}$ 




# Switching Voltage $V_{\rm dt}$ and $V_{\rm st}$ versus Temperature $T_{\rm j}$



Drop Voltage  $V_{dr}$  versus Output Current  $I_{Q}$ 




# **Reset Adjust Switching Threshold** $V_{\mathsf{RADJTH}}$ versus Temperature $T_{\mathsf{i}}$







# Sense Threshold $V_{\rm si}$ versus Temperature $T_{\rm j}$




#### Current Consumption $I_q$ versus Output Current $I_q$



Output Current Limit  $I_{Q}$  versus Input Voltage  $V_{I}$ 



# Current Consumption $I_q$ versus Output Current $I_q$





# 5 Application





Figure 5 Application Circuit



#### 6 Package Outlines



(Plastic Dual Small Outline Package)



#### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm





Edition 1999-10-12

Published by Infineon Technologies AG St.-Martin-Strasse 53 D-81541 München © Infineon Technologies AG1999 All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.