FAIRCHILD

SEMICONDUCTOR

MM74C157 **Quad 2-Input Multiplexers**

General Description

Ordering Code:

The MM74C157 multiplexers are monolithic complementary MOS (CMOS) integrated circuits constructed with Nand P-channel enhancement transistors. They consist of four 2-input multiplexers with common select and enable inputs. When the enable input is at logical "0" the four outputs assume the values as selected from the inputs. When the enable input is at logical "1", the outputs assume logical

October 1987 Revised January 1999

"0". Select decoding is done internally resulting in a single

■ Tenth power TTL compatible: Drive 2 LPTTL loads

select input only.

Features

■ Supply voltage range: 3V to 15V

■ Low power: 50 nW (typ.)

■ High noise immunity: 0.45 V_{CC} (typ.)

MM74C157 Quad 2-Input Multiplexers

Order Number Package Description Package Number MM74C157N 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide N16E **Connection Diagram** Logic Diagram Pin Assignments for DIP ENABLE SELECT C SELECT GND 18 1Y 2A 28 2Y **Top View Truth Table** Enable Select Α В Output Y Х Х 0 1 Х 0 х 0 0 0 0 Х 0 1 1 0 0 0 Х 1 0

Х

1

1

1

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	–0.3V to V _{CC} + 0.3V
Operating Temperature Range	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range	-65°C to +150°C
Maximum V _{CC} Voltage	18V
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW

Operating V_{CC} Range Lead Temperature (Soldering, 10 seconds)

260°C

3V to 15V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted Symbol Conditions Min Тур Max Units Parameter смоѕ то смоѕ Logical "1" Input Voltage $V_{CC} = 5V$ 3.5 ν V_{IN(1)} $V_{CC} = 10V$ 8.0 V V_{IN(0)} Logical "0" Input Voltage $V_{CC} = 5V$ 1.5 V $V_{CC} = 10V$ 2.0 V $V_{CC} = 5V$ V_{OUT(1)} Logical "1" Output Voltage 4.5 V $V_{CC} = 10V$ 9.0 V $V_{CC} = 5V$ V_{OUT(0)} Logical "0" Output Voltage 0.5 V $V_{CC} = 10V$ 1.0 V $V_{CC} = 15V$ 1.0 0.005 μΑ I_{IN(1)} Logical "1" Input Current $\overline{V_{CC}} = 15V$ Logical "0" Input Current -1.0 -0.005 μΑ I_{IN(0)} Supply Current $V_{CC} = 15V$ 0.05 60 μΑ I_{CC} CMOS TO TENTH POWER INTERFACE Logical "1" Input Voltage $\overline{V_{CC}} = 4.75V$ ٧ V_{CC} – 1.5 V_{IN(1)} $V_{CC} = 4.75V$ V_{IN(0)} Logical "0" Input Voltage 0.8 V $V_{CC} = 4.75 V$, $I_O = -360 \ \mu A$ V_{OUT(1)} Logical "1" Output Voltage 2.4 ٧ $V_{CC} = 4.75 V$, $I_{O} = 360 \ \mu A$ V_{OUT(0)} Logical "0" Output Voltage 0.4 V OUTPUT DRIVE (See Family Characteristics Data Sheet) (Short Circuit Current) -1.75 **Output Source Current** ISOURCE $V_{CC} = 5V, V_{IN(0)} = 0V$ mΑ $T_A = 25^{\circ}C, V_{OUT} = 0V$ Output Source Current $V_{CC} = 10V, V_{IN(0)} = 0V$ -8.0 mΑ ISOURCE $T_A = 25^{\circ}C, V_{OUT} = 0V$ Output Sink Current $V_{CC} = 5V, V_{IN(1)} = 5V$ 1.75 mΑ I_{SINK} $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$ Output Sink Current $V_{CC} = 10V, V_{IN(1)} = 10V$ 8.0 mΑ I_{SINK} $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$

AC Electrical Characteristics	(Note 2)
-------------------------------	----------


$T_A = 25^{\circ}$ C, $C_L = 50$ pF, unless otherwise specified							
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
_{d0} , t _{pd1}	Propagation Delay from	$V_{CC} = 5.0V$		150	250	ns	
	Data to Output	$V_{CC} = 10V$		70	110	ns	
pd0, t _{pd1}	Propagation Delay from	$V_{CC} = 5V$		180	300	ns	
	Select to Output	$V_{CC} = 10V$		80	130	ns	
pd0, t _{pd1}	Propagation Delay from	$V_{CC} = 5V$		180	300	ns	
	Enable to Output	$V_{CC} = 10V$		80	130	ns	
C _{IN}	Input Capacitance	(Note 3)		5		pF	
C _{PD}	Power Dissipation	(Note 4)		20		pF	
	Capacitance						

Note 2: AC Parameters are guaranteed by DC correlated testing.


Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics, Application Note AN-90.


Typical Applications



Guaranteed Noise Margin as a Function of V_{CC}



www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.