



June 1997  
 Revised December 1999

**FST3345**  
**8-Bit Bus Switch**

**General Description**

The Fairchild Switch FST3345 provides 8-bits of high-speed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as an 8-bit switch bank with dual output enable inputs (OE and  $\overline{OE}$ ). When  $\overline{OE}$  is LOW or OE is HIGH, the switch is ON and Port A is connected to Port B. When  $\overline{OE}$  is HIGH and OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports.

**Features**


- 4 $\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
- Low  $I_{CC}$ .
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

**Ordering Code:**


Order Number	Package Number	Package Description
FST3345WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
FST3345QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
FST3345MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

**Logic Diagram**



**Connection Diagram**



**Pin Descriptions**

Pin Name	Description
OE, $\overline{OE}$	Bus Switch Enables
A	Bus A
B	Bus B

**Truth Table**

Inputs		Function
OE	$\overline{OE}$	
X	L	Connect
H	X	Connect
L	H	Disconnect

**Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ )	–0.5V to +7.0V
DC Switch Voltage ( $V_S$ )	–0.5V to +7.0V
DC Input Voltage ( $V_{IN}$ ) (Note 2)	–0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	–50mA
DC Output ( $I_{OUT}$ ) Sink Current	128mA
DC $V_{CC}$ /GND Current ( $I_{CC}/I_{GND}$ )	+/- 100mA
Storage Temperature Range ( $T_{STG}$ )	–65°C to +150 °C

**Recommended Operating Conditions** (Note 3)

Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to 5.5V
Output Voltage ( $V_{OUT}$ )	0V to 5.5V
Input Rise and Fall Time ( $t_r, t_f$ )	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature ( $T_A$ )	–40 °C to +85 °C

**Note 1:** The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 2:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

**Note 3:** Unused control inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40\text{ °C to }+85\text{ °C}$			Units	Conditions
			Min	Typ (Note 4)	Max		
$V_{IK}$	Clamp Diode Voltage	4.5			–1.2	V	$I_{IN} = -18mA$
$V_{IH}$	HIGH Level Input Voltage	4.0–5.5	2.0			V	
$V_{IL}$	LOW Level Input Voltage	4.0–5.5			0.8	V	
$I_I$	Input Leakage Current	5.5			±1.0	μA	$0 \leq V_{IN} \leq 5.5V$
$I_{OZ}$	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \leq A, B \leq V_{CC}$
$R_{ON}$	Switch On Resistance (Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64mA$
		4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		8	15	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
$I_{CC}$	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	5.5			2.5	mA	One input at 3.4V Other inputs at $V_{CC}$ or GND

**Note 4:** Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25\text{ °C}$

**Note 5:** Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = −40 °C to +85 °C, C <sub>L</sub> = 50 pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω				Units	Conditions	Figure No.
		V <sub>CC</sub> = 4.5 – 5.5V		V <sub>CC</sub> = 4.0V				
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figure 1 Figure 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	6.5		7.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figure 1 Figure 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.0	8.0		8.2	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figure 1 Figure 2


**Note 6:** This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

## Capacitance (Note 7)

Symbol	Parameter	Typ	Max	Units	Conditions
$C_{IN}$	Control Pin Input Capacitance	4		pF	$V_{CC} = 5.0\text{V}$
$C_{I/O}$	Input/Output Capacitance	5		pF	$V_{CC}, \overline{OE} = 5.0\text{V}, OE = 0\text{V}$

**Note 7:**  $T_A = +25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ , Capacitance is characterized but not tested.

## AC Loading and Waveforms



**Note:** Input driven by 50  $\Omega$  source terminated in 50  $\Omega$

**Note:**  $C_L$  includes load and stray capacitance

**Note:** Input PRR = 1.0 MHz  $t_W = 500\text{ nS}$

FIGURE 1. AC Test Circuit






FIGURE 2. AC Waveforms

# Physical Dimensions inches (millimeters) unless otherwise noted




**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
Package Number M20B**




**20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide  
Package Number MQA20**

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION





DIMENSIONS ARE IN MILLIMETERS

## NOTES:

- CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20RevD1



DETAIL A

**20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide**  
**Package Number MTC20**

## Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

---

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)