

April 2001 Revised July 2002

# FST32211 40/48-Bit Bus Switch

#### **General Description**

The Fairchild Switch FST32211 provides up to 48-bits of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be organized as four 12-bit, two 24-bit, or one 48-bit bus switch. When routed as a 40-bit bus switch, the device can be organized as four 10-bit, two 20-bit or one 40-bit bus switch. When  $\overline{OE}_1$  is LOW, the switch is ON and Port 1A is connected to Port 1B. When  $\overline{OE}_2$  is LOW, the switch is ON and Port 2A is connected to Port 2B. When  $\overline{OE}_3$  is LOW, the switch is ON and Port 3A is connected to Port 3B. When  $\overline{OE}_4$  is LOW, the switch is ON and Port 4A is connected to Port 4B. When  $\overline{OE}_1$ ,  $\overline{OE}_2$ ,  $\overline{OE}_3$ , or  $\overline{OE}_4$  are HIGH, a high impedance state exists between the A and B Ports.

#### **Features**

- $\blacksquare$  4 $\Omega$  switch connection between two ports
- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Packaged in plastic Fine Pitch Ball Grid Array (FBGA)


#### **Ordering Code:**

Order Number	Package Number	Package Description
FST32211G (Note 1)(Note 2)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide


Note 1: Ordering code "G" indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Diagram**



## **Connection Diagram**



(Top Thru View)

#### **Pin Descriptions**

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B

#### **FBGA Pin Assignments**

(40-Bit Routing)

	1	2	3	4	5	6
Α	1A <sub>2</sub>	1A <sub>1</sub>	NC	OE <sub>2</sub>	1B <sub>1</sub>	1B <sub>2</sub>
В	1A <sub>4</sub>	1A <sub>3</sub>	GND	OE <sub>1</sub>	1B <sub>3</sub>	1B <sub>4</sub>
С	1A <sub>6</sub>	1A <sub>5</sub>	GND	GND	1B <sub>5</sub>	1B <sub>6</sub>
D	1A <sub>8</sub>	1A <sub>7</sub>	GND	GND	1B <sub>7</sub>	1B <sub>8</sub>
E	1A <sub>10</sub>	1A <sub>9</sub>	$V_{CC}$	V <sub>CC</sub>	1B <sub>9</sub>	1B <sub>10</sub>
F	2A <sub>2</sub>	2A <sub>1</sub>	$V_{CC}$	V <sub>CC</sub>	2B <sub>1</sub>	2B <sub>2</sub>
G	2A <sub>4</sub>	2A <sub>3</sub>	V <sub>CC</sub>	GND	2B <sub>3</sub>	2B <sub>4</sub>
Н	2A <sub>6</sub>	2A <sub>5</sub>	GND	GND	2B <sub>5</sub>	2B <sub>6</sub>
J	2A <sub>8</sub>	2A <sub>7</sub>	2A <sub>9</sub>	2B <sub>9</sub>	2B <sub>7</sub>	2B <sub>8</sub>
K	2A <sub>10</sub>	3A <sub>10</sub>	GND	GND	3B <sub>10</sub>	2B <sub>10</sub>
L	3A <sub>9</sub>	3A <sub>8</sub>	GND	GND	3B <sub>8</sub>	3B <sub>9</sub>
M	3A <sub>7</sub>	3A <sub>6</sub>	GND	V <sub>CC</sub>	3B <sub>6</sub>	3B <sub>7</sub>
N	3A <sub>5</sub>	3A <sub>4</sub>	V <sub>CC</sub>	V <sub>CC</sub>	3B <sub>4</sub>	3B <sub>5</sub>
Р	3A <sub>3</sub>	3A <sub>2</sub>	$V_{CC}$	V <sub>CC</sub>	3B <sub>2</sub>	3B <sub>3</sub>
R	3A <sub>1</sub>	4A <sub>10</sub>	GND	GND	4B <sub>10</sub>	3B <sub>1</sub>
Т	4A <sub>9</sub>	4A <sub>8</sub>	GND	GND	4B <sub>8</sub>	4B <sub>9</sub>
U	4A <sub>7</sub>	4A <sub>6</sub>	GND	4B <sub>1</sub>	4B <sub>6</sub>	4B <sub>7</sub>
٧	4A <sub>5</sub>	4A <sub>4</sub>	4A <sub>1</sub>	OE <sub>4</sub>	4B <sub>4</sub>	4B <sub>5</sub>
W	4A <sub>3</sub>	4A <sub>2</sub>	OE <sub>3</sub>	NC	4B <sub>2</sub>	4B <sub>3</sub>

#### **Truth Tables**

Inp	uts	Inputs/Outputs			
OE <sub>1</sub>	OE <sub>2</sub>	1A, 1B	2A, 2B		
L	L	1A = 1B	2A = 2B		
L	Н	1A = 1B	Z		
Н	L	Z	2A = 2B		
Н	Н	Z	Z		

Inp	uts	Inputs/Outputs			
OE <sub>3</sub>	OE <sub>4</sub>	3A, 3B	4A, 4B		
L	L	3A = 3B	4A = 4B		
L	Н	3A = 3B	Z		
Н	L	Z	4A = 4B		
Н	Н	Z	Z		

## **Connection Diagram**

(Top Thru View)

#### **Pin Descriptions**

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B

#### **FBGA Pin Assignments**

(48-Bit Routing)

	1	2	3	4	5	6
Α	1A <sub>2</sub>	1A <sub>1</sub>	NC	OE <sub>2</sub>	1B <sub>1</sub>	1B <sub>2</sub>
В	1A <sub>4</sub>	1A <sub>3</sub>	1A <sub>7</sub>	OE <sub>1</sub>	1B <sub>3</sub>	1B <sub>4</sub>
С	1A <sub>6</sub>	1A <sub>5</sub>	GND	1B <sub>7</sub>	1B <sub>5</sub>	1B <sub>6</sub>
D	1A <sub>10</sub>	1A <sub>9</sub>	1A <sub>8</sub>	1B <sub>8</sub>	1B <sub>9</sub>	1B <sub>10</sub>
E	1A <sub>12</sub>	1A <sub>11</sub>	2A <sub>1</sub>	2B <sub>1</sub>	1B <sub>11</sub>	1B <sub>12</sub>
F	2A <sub>4</sub>	2A <sub>3</sub>	2A <sub>2</sub>	2B <sub>2</sub>	2B <sub>3</sub>	2B <sub>4</sub>
G	2A <sub>6</sub>	2A <sub>5</sub>	$V_{CC}$	GND	2B <sub>5</sub>	2B <sub>6</sub>
Н	2A <sub>8</sub>	2A <sub>7</sub>	GND	GND	2B <sub>7</sub>	2B <sub>8</sub>
J	2A <sub>10</sub>	2A <sub>9</sub>	2A <sub>11</sub>	2B <sub>11</sub>	2B <sub>9</sub>	2B <sub>10</sub>
K	2A <sub>12</sub>	3A <sub>12</sub>	GND	GND	3B <sub>12</sub>	2B <sub>12</sub>
L	3A <sub>11</sub>	3A <sub>10</sub>	GND	GND	3B <sub>10</sub>	3B <sub>11</sub>
М	3A <sub>9</sub>	3A <sub>8</sub>	GND	$V_{CC}$	3B <sub>8</sub>	3B <sub>9</sub>
N	3A <sub>7</sub>	3A <sub>6</sub>	3A <sub>2</sub>	3B <sub>2</sub>	3B <sub>6</sub>	3B <sub>7</sub>
Р	3A <sub>5</sub>	3A <sub>4</sub>	3A <sub>1</sub>	3B <sub>1</sub>	3B <sub>4</sub>	3B <sub>5</sub>
R	3A <sub>3</sub>	4A <sub>12</sub>	4A <sub>8</sub>	4B <sub>8</sub>	4B <sub>12</sub>	3B <sub>3</sub>
Т	4A <sub>11</sub>	4A <sub>10</sub>	4A <sub>7</sub>	4B <sub>7</sub>	4B <sub>10</sub>	4B <sub>11</sub>
U	4A <sub>9</sub>	4A <sub>6</sub>	GND	4B <sub>1</sub>	4B <sub>6</sub>	4B <sub>9</sub>
٧	4A <sub>5</sub>	4A <sub>4</sub>	4A <sub>1</sub>	OE <sub>4</sub>	4B <sub>4</sub>	4B <sub>5</sub>
W	4A <sub>3</sub>	4A <sub>2</sub>	OE <sub>3</sub>	NC	4B <sub>2</sub>	4B <sub>3</sub>

#### **Truth Tables**

Inp	uts	Inputs/Outputs		
OE <sub>1</sub>	OE <sub>2</sub>	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	Н	1A = 1B	Z	
Н	L	Z	2A = 2B	
Н	Н	Z	Z	

Inp	uts	Inputs/Outputs			
OE <sub>3</sub>	ŌE <sub>4</sub>	3A, 3B	4A, 4B		
L	L	3A = 3B	4A = 4B		
L	Н	3A = 3B	Z		
Н	L	Z	4A = 4B		
Н	Н	Z	Z		

#### **Absolute Maximum Ratings**(Note 3)

Storage Temperature Range (T<sub>STG</sub>)

#### 

-65°C to +150 °C

# Recommended Operating Conditions (Note 6)

Power Supply Operating ( $V_{CC}$ ) 4.0V to 5.5V Input Voltage ( $V_{IN}$ ) 0V to 5.5V Output Voltage ( $V_{OUT}$ ) 0V to 5.5V

128 mA Input Rise and Fall Time  $(t_r, t_f)$ 

 $\begin{array}{lll} \mbox{Switch Control Input} & \mbox{0 ns/V to 5 ns/V} \\ \mbox{Switch I/O} & \mbox{0 ns/V to DC} \end{array}$ 

Free Air Operating Temperature (T<sub>A</sub>)  $\,$  -40 °C to +85 °C  $\,$ 

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4:  $V_S$  is the voltage observed/applied at either A or B Ports across the switch.

**Note 5:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 6: Unused control inputs must be held HIGH or LOW. They may not float

#### **DC Electrical Characteristics**

		V <sub>CC</sub>	$T_A =$	-40 °C to +	85 °C		
Symbol	Parameter	(V)	Min	Typ (Note 7)	Max	Units	Conditions
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	I <sub>IN</sub> = -18 mA
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
II	Input Leakage Current	5.5			±1.0	μΑ	0 ≤ V <sub>IN</sub> ≤ 5.5V
		0			10	μΑ	V <sub>IN</sub> = 5.5V
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤ A, B ≤ V <sub>CC</sub>
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	V <sub>IN</sub> = 0V, I <sub>IN</sub> = 64 mA
	(Note 8)	4.5		4	7	Ω	V <sub>IN</sub> = 0V, I <sub>IN</sub> = 30 mA
		4.5		8	12	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
		4.0		11	20	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μΑ	$OE_1 = OE_2 = GND$
							$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at V <sub>CC</sub> or GND

Note 7: Typical values are at V<sub>CC</sub> = 5.0V and T<sub>A</sub>= +25°C

Note 8: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

#### **AC Electrical Characteristics**

	-		T <sub>A</sub> = -40 °C = 50pF, Rl				2 151	Figure
Symbol	Parameter	V <sub>CC</sub> = 4	.5 – 5.5V	V <sub>CC</sub> =	= 4.0V	Units Conditions		Number
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus (Note 9)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	7.0		7.2		$V_I = OPEN \text{ for } t_{PHZ}$ $V_I = OPEN \text{ for } t_{PHZ}$	Figures 1, 2


Note 9: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

#### Capacitance (Note 10)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	V <sub>CC</sub> = 5.0V
C <sub>I/O</sub>	Input/Output Capacitance	6		pF	$V_{CC}$ , $\overline{OE} = 5.0V$

Note 10: T<sub>A</sub> = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

#### **AC Loading and Waveforms**



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$  Note:  $C_L$  includes load and stray capacitance Note: Input PRR = 1.0 MHz,  $t_W$  = 500 ns

FIGURE 1. AC Test Circuit





FIGURE 2. AC Waveforms

#### Physical Dimensions inches (millimeters) unless otherwise noted



#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205 B. ALL DIMENSIONS IN MILLIMETERS
- D. ALAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA114ArevE

114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA114A

#### **Technology Description**

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com