#### FAIRCHILD

SEMICONDUCTOR

### FST16211 24-Bit Bus Switch

#### **General Description**

The Fairchild Switch FST16211 provides 24-bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 12-bit or 24-bit bus switch. When  $\overline{OE}_1$  is LOW, the switch is ON and Port 1A is connected to Port 1B. When  $\overline{OE}_2$  is LOW, Port 2A is connected to Port 2B. When  $\overline{OE}_{1/2}$  is HIGH, a high impedance state exists between the A and B Ports.

#### Features

- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Also packaged in plastic Fine Pitch Ball Grid Array (FBGA)

July 1997


Revised August 2000

#### **Ordering Code:**

Order Number	Package Number	Package Description
FST16211GX (Note 1)	BGA54A Preliminary	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-195, 5.5mm Wide [TAPE and REEL]
FST16211MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16211MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. **Note 1:** BGA package available in Tape and Reel only.

#### Logic Diagram




# FST16211

#### **Connection Diagrams**

Pin Assignment for SSOP and TSSOP								
NC —		56	- OE1					
1A1 —	2	55	- OE2					
1A2 —	3	54	— 1B <sub>1</sub>					
1A3 —	4	53	— 1B <sub>2</sub>					
1A4 —	5	52	— 1B <sub>3</sub>					
1A <sub>5</sub> —	6	51	— 1B <sub>4</sub>					
1A <sub>6</sub> —	7	50	— 1B <sub>5</sub>					
GND —	8	49	- GND					
1A7 —	9	48	— 1B <sub>6</sub>					
1A <sub>8</sub> —	10	47	— 1B <sub>7</sub>					
1A <sub>9</sub> —	11	46	— 1B <sub>8</sub>					
1A <sub>10</sub> -	12	45	— 1B <sub>9</sub>					
1A <sub>11</sub> —	13	44	— 1B <sub>10</sub>					
1A <sub>12</sub> —	14	43	— 1B <sub>11</sub>					
2A1-	15	42	— 1B <sub>12</sub>					
2A2-	16	41	— 2B <sub>1</sub>					
V <sub>CC</sub>	17	40	<b>—</b> 2B <sub>2</sub>					
2A3-	18	39	— 2B <sub>3</sub>					
GND-	19	38	— GND					
2A4-	20	37	— 2B4					
2A5-	21	36	— 2B <sub>5</sub>					
2A <sub>6</sub> —	22	35	<b>—</b> 2B <sub>6</sub>					
2A7-	23	34	<b>—</b> 2B <sub>7</sub>					
2A <sub>8</sub> —	24	33	— 2B <sub>8</sub>					
2A9 —	25	32	<b>—</b> 2B <sub>9</sub>					
2A <sub>10</sub> —	26	31	- 2B <sub>10</sub>					
2A <sub>11</sub> -	27	30	— 2B <sub>11</sub>					
2A <sub>12</sub> —	28	29	- 2B <sub>12</sub>					
			I					

#### Pin Assignment for FBGA



#### **Pin Descriptions**

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	1A <sub>2</sub>	1A <sub>1</sub>	NC	OE <sub>2</sub>	1B <sub>1</sub>	1B <sub>2</sub>
В	1A <sub>4</sub>	1A <sub>3</sub>	1A <sub>7</sub>	OE <sub>1</sub>	1B <sub>3</sub>	1B <sub>4</sub>
С	1A <sub>6</sub>	1A <sub>5</sub>	GND	1B <sub>7</sub>	1B <sub>5</sub>	1B <sub>6</sub>
D	1A <sub>10</sub>	1A <sub>9</sub>	1A <sub>8</sub>	1B <sub>8</sub>	1B <sub>9</sub>	1B <sub>10</sub>
E	1A <sub>12</sub>	1A <sub>11</sub>	2A <sub>1</sub>	2B <sub>1</sub>	1B <sub>11</sub>	1B <sub>12</sub>
F	2A <sub>4</sub>	2A <sub>3</sub>	2A <sub>2</sub>	2B <sub>2</sub>	2B <sub>3</sub>	2B <sub>4</sub>
G	2A <sub>6</sub>	2A <sub>5</sub>	V <sub>CC</sub>	GND	2B <sub>5</sub>	2B <sub>6</sub>
Н	2A <sub>8</sub>	2A <sub>7</sub>	2A <sub>11</sub>	2B <sub>11</sub>	2B <sub>7</sub>	2B <sub>8</sub>
J	2A <sub>10</sub>	2A <sub>9</sub>	2A <sub>12</sub>	2B <sub>12</sub>	2B <sub>9</sub>	2B <sub>10</sub>

#### Truth Table

Inp	uts	Inputs/Outputs			
OE <sub>1</sub>	OE <sub>2</sub>	1A, 1B	2A, 2B		
L	L	1A = 1B	2A = 2B		
L	н	1A = 1B	Z		
н	L	Z	2A = 2B		
н	Н	Z	Z		

#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>C</sub>	c)	-0.5V to +7.0V
DC Switch Voltage	(V <sub>S</sub> ) (Note 3)	-0.5V to +7.0V
DC Input Voltage (	V <sub>IN</sub> ) (Note 4)	-0.5V to +7.0V
DC Input Diode Cu	rrent (I <sub>IK</sub> ) V <sub>IN</sub> <0V	–50mA
DC Output (I <sub>OUT</sub> ) S	Sink Current	128mA
DC V <sub>CC</sub> /GND Curr	ent (I <sub>CC</sub> /I <sub>GND</sub> )	+/- 100mA
Storage Temperatu	ire Range (T <sub>STG</sub> )	-65°C to +150 °C

## Recommended Operating Conditions (Note 5)

Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time $(t_r, t_f)$	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T <sub>A</sub> )	-40 °C to +85 °C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3:  $\mathsf{V}_S$  is the voltage observed/applied at either A or B Ports across the switch.

Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

	Parameter	V <sub>cc</sub>	$T_A = -40 \ ^\circ C \ to \ +85 \ ^\circ C$				
Symbol		(V)	Min	Typ (Note 6)	Мах	Units	Conditions
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{mA}$
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
l <sub>l</sub>	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μΑ	V <sub>IN</sub> = 5.5V
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64mA$
	(Note 7)	4.5		4	7	Ω	$V_{IN} = 0V$ , $I_{IN} = 30mA$
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V <sub>CC</sub> or GND

Note 6: Typical values are at  $V_{CC}=5.0V$  and  $T_{A}=+25^{\circ}C$ 

Note 7: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

FST16211

FST16211

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_A = -40 \text{ °C to } +85 \text{ °C},$ $C_L = 50 \text{pF}, \text{RU} = \text{RD} = 500 \Omega$				Units	Conditions	Figure
		$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Onita	Conditions	No.
		Min	Max	Min	Max			
t <sub>PHL</sub> ,t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 8)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	7.0		7.2	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figures 1, 2


Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

#### Capacitance (Note 9)

Symbol	Parameter	Тур	Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C <sub>I/O</sub>	Input/Output Capacitance	6		pF	$V_{CC}, \overline{OE} = 5.0V$

Note 9:  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested.


#### AC Loading and Waveforms



Note: Input driven by 50  $\Omega$  source terminated in 50  $\Omega$ 


Note:  $C_L$  includes load and stray capacitance Note: Input PRR = 1.0 MHz,  $t_W$  = 500 ns


#### FIGURE 1. AC Test Circuit




www.fairchildsemi.com

4







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.