FAIRCHILD

SEMICONDUCTOR

74F148 8-Line to 3-Line Priority Encoder

General Description

The F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits. April 1988 Revised July 1999

Features


- Encodes eight data lines in priority
- Provides 3-bit binary priority code
- Input enable capability
- Signals when data is present on any input
- Cascadable for priority encoding of n bits

Ordering Code:

| Order Number | Package Number | Package Description |
|------------------------|--------------------------|---|
| order Number | i ackage Nulliber | l ackage Description |
| 74F148SC | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |
| 74F148SJ | M16D | 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74F148PC | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |
| Devices also available | in Tape and Reel Specify | by appending the suffix letter "X" to the ordering code |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



10 + ≥1

11 12

13

14

15 16

17

18

ĒŌ

GS

3/Z13


5/Z15


6/Z16

7/Z17

EN ∝/V18

► 4/Z14





Truth Table

| | Inputs | | | | | | | | Outputs | | | | |
|---|--------|----|------------------|----|-------------|------------------|------------------|----------------|---------|------------------|------------------|------------------|----|
| EI | Īo | Īı | \overline{I}_2 | Ī3 | \bar{I}_4 | \overline{I}_5 | \overline{I}_6 | Ī ₇ | GS | \overline{A}_0 | \overline{A}_1 | \overline{A}_2 | EO |
| Н | Х | Х | Х | Х | Х | Х | Х | Х | Н | Н | Н | Н | Н |
| L | н | н | Н | н | Н | Н | н | Н | н | н | Н | Н | L |
| L | Х | Х | Х | Х | Х | Х | Х | L | L | L | L | L | Н |
| L | Х | Х | Х | Х | Х | Х | L | Н | L | н | L | L | н |
| L | х | Х | Х | Х | Х | L | н | н | L | L | н | L | н |
| L | Х | Х | Х | Х | L | Н | Н | Н | L | Н | Н | L | Н |
| L | Х | Х | Х | L | Н | Н | н | Н | L | L | L | Н | Н |
| L | Х | Х | L | н | н | Н | н | Н | L | н | L | н | н |
| L | Х | L | Н | н | н | Н | н | Н | L | L | н | н | н |
| L | L | н | н | н | н | н | н | н | L | н | н | н | н |
| H = HIGH Voltage Level L = LOW Voltage Level | | | | | | | | | | | | | |

X = Immaterial

Unit Loading/Fan Out

| Pin Names | Description | U.L. | Input I _{IH} /I _{IL} | |
|-----------------------------------|----------------------------------|----------|---|--|
| | Description | HIGH/LOW | Output I _{OH} /I _{OL} | |
| Īo | Priority Input (Active LOW) | 1.0/1.0 | 20 µA/-0.6 mA | |
| Ī ₁ —Ī ₇ | Priority Inputs (Active LOW) | 1.0/2.0 | 20 μA/–1.2 mA | |
| EI | Enable Input (Active LOW) | 1.0/1.0 | 20 µA/–0.6 mA | |
| EO | Enable Output (Active LOW) | 50/33.3 | –1 mA/20 mA | |
| GS | Group Signal Output (Active LOW) | 50/33.3 | –1 mA/20 mA | |
| $\overline{A}_0 - \overline{A}_2$ | Address Outputs (Active LOW) | 50/33.3 | –1 mA/20 mA | |


Functional Description


The F148 8-input priority encoder accepts data from eight active LOW inputs (\bar{l}_0 – \bar{l}_7) and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (EI) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the out-

puts.A Group Signal output (\overline{GS}) and Enable Output (\overline{EO}) are provided along with the three priority data outputs (\overline{A}_2 , \overline{A}_1 , \overline{A}_0). \overline{GS} is active LOW when any input is LOW: this indicates when any input is active. \overline{EO} is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both \overline{EO} and \overline{GS} are in the inactive HIGH state when the Enable Input is HIGH.

Logic Diagram

Application





Absolute Maximum Ratings(Note 1)

| | • |
|---|--------------------------------------|
| Storage Temperature | -65°C to +150°C |
| Ambient Temperature under Bias | -55°C to +125°C |
| Junction Temperature under Bias | -55°C to +150°C |
| V _{CC} Pin Potential to Ground Pin | -0.5V to +7.0V |
| Input Voltage (Note 2) | -0.5V to +7.0V |
| Input Current (Note 2) | -30 mA to +5.0 mA |
| Voltage Applied to Output | |
| in HIGH State (with $V_{CC} = 0V$) | |
| Standard Output | –0.5V to V_{CC} |
| 3-STATE Output | -0.5V to +5.5V |
| Current Applied to Output | |
| in LOW State (Max) | twice the rated I _{OL} (mA) |
| | |

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

74F148

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | Parameter | | Min | Тур | Max | Units | V _{cc} | Conditions | |
|------------------|------------------------------|---------------------|------|-----|------|-------------------------|-------------------------|---|--|
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V | | Recognized as a HIGH Signa | |
| V _{IL} | Input LOW Voltage | | | | 0.8 | V | | Recognized as a LOW Signal | |
| V _{CD} | Input Clamp Diode Voltage | | | | -1.2 | V | Min | I _{IN} = -18 mA | |
| V _{OH} | Output HIGH | 10% V _{CC} | 2.5 | | | V | Min | I _{OH} = -1 mA | |
| | Voltage | 5% V _{CC} | 2.7 | | | v | IVIIII | $I_{OH} = -1 \text{ mA}$ | |
| V _{OL} | Output LOW | 10% V _{CC} | | | 0.5 | v | Min | 1 00 m A | |
| | Voltage | | | 0.5 | v | IVIIII | I _{OL} = 20 mA | | |
| I _{IH} | Input HIGH | | | | 5.0 | | Max | V 0.7V | |
| | Current | | | 5.0 | μA | IVIAX | V _{IN} = 2.7V | | |
| I _{BVI} | Input HIGH Current | | | | 7.0 | ۸ | Max | V _{IN} = 7.0V | |
| | Breakdown Test | | | | 7.0 | μA | IVIdX | $v_{IN} = 7.0v$ | |
| ICEX | Output High | | | | 50 | μA | Max | V – V | |
| | Leakage Current | | | | 50 | μΛ | IVIAX | $V_{OUT} = V_{CC}$ | |
| V _{ID} | Input Leakage | | 4.75 | | | V | 0.0 | I _{ID} = 1.9 μA | |
| | Test | 4.75 | | | v | 0.0 | All Other Pins Grounded | | |
| I _{OD} | Output Leakage | | | | 3.75 | μA | 0.0 | $V_{IOD} = 150 \text{ mV}$ | |
| | Circuit Current | | 3.75 | μΑ | 0.0 | All Other Pins Grounded | | | |
| IIL | Input LOW | | | | -0.6 | mA | Max | $V_{IN} = 0.5V$ ($\overline{I}_0, \overline{EI}$) | |
| | Current | | | | -1.2 | mA | | $V_{IN} = 0.5V$ ($\bar{I}_1 - \bar{I}_7$) | |
| I _{OS} | Output Short-Circuit Current | | -60 | | -150 | mA | Max | V _{OUT} = 0V | |
| I _{CCH} | Power Supply Current | | | | 35 | mA | Max | V _O = HIGH | |
| I _{CCL} | Power Supply Current | | | | 35 | mA | Max | $V_{O} = LOW$ | |

74F148

AC Electrical Characteristics

| Symbol | Parameter | | $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$ | | | $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$ | | |
|------------------|----------------------------------|-----|---|------|-----|--|----|--|
| | | Min | Тур | Max | Min | Max | | |
| t _{PLH} | Propagation Delay | 3.0 | 7.0 | 9.0 | 3.0 | 10.0 | | |
| t _{PHL} | Ī _n to Ā _n | 3.0 | 8.0 | 10.5 | 3.0 | 12.0 | ns | |
| t _{PLH} | Propagation Delay | 2.5 | 5.0 | 6.5 | 2.5 | 7.5 | | |
| t _{PHL} | In to EO | 2.5 | 5.5 | 7.5 | 2.5 | 8.5 | ns | |
| t _{PLH} | Propagation Delay | 2.5 | 7.0 | 9.0 | 2.5 | 10.0 | | |
| t _{PHL} | In to GS | 2.5 | 6.0 | 8.0 | 2.5 | 9.0 | ns | |
| t _{PLH} | Propagation Delay | 2.5 | 6.5 | 8.5 | 2.5 | 9.5 | | |
| t _{PHL} | EI to An | 2.5 | 6.0 | 8.0 | 2.5 | 9.0 | ns | |
| t _{PLH} | Propagation Delay | 2.5 | 5.0 | 7.0 | 2.5 | 8.0 | | |
| t _{PHL} | EI to GS | 2.5 | 6.0 | 7.5 | 2.5 | 8.5 | ns | |
| t _{PLH} | Propagation Delay | 2.5 | 5.5 | 7.0 | 2.5 | 8.0 | ns | |
| t _{PHL} | EI to EO | 3.0 | 8.0 | 10.5 | 3.0 | 12.0 | ns | |

