

PowerPlay Early Power Estimator

User Guide



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01070-7.1



© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Chapter 1. PowerPlay Early Power Estimator Overview

Release Information	1–1
Power Model Status for Supported Device Families	
Supported Features	

Chapter 2. Setting Up the PowerPlay Early Power Estimator

System Requirements	
Download and Install the PowerPlay Early Power Estimator	
Estimating Power Consumption	
Estimating Power Consumption Before Starting the FPGA Design	
Entering Information into the PowerPlay Early Power Estimator	
Clearing All Values	
Manually Entering Values	
Estimating Power Consumption While Creating the FPGA Design	
Importing a File	
Estimating Power Consumption After Completing the FPGA Design	

Chapter 3. PowerPlay Early Power Estimator Worksheets

3–1
3–2
3–4
3–6
3–7
3–8
3–9
3–11
3–14
3–18
3–20
3–24
3–26
3–28
3–30
3–33
3–35
3–37
3–37
3–37
3–38
3–38

Chapter 4. Factors Affecting the PowerPlay Early Power Estimator Spreadsheet Accuracy

Toggle Rate	
Airflow	4–2
Temperature	
Heat Sink	4–4

.

Additional Information

Document Revision History	Info-1
How to Contact Altera	Info-2
Typographic Conventions	Info-2



1. PowerPlay Early Power Estimator Overview

This user guide describes the PowerPlay Early Power Estimator (EPE) support for Arria[®] II, Arria V, Cyclone[®] III, Cyclone IV, Cyclone V, HardCopy[®] III, HardCopy IV, Stratix[®] III, Stratix IV, and Stratix V device families. This user guide provides guidelines to use the PowerPlay EPE at any stage of the FPGA design and provides details about thermal analysis and the factors that contribute to FPGA power consumption. You can calculate the FPGA power with the Microsoft Excel-based PowerPlay EPE spreadsheet or the PowerPlay Power Analyzer in the Quartus[®] II software by entering the device resources, operating frequency, toggle rates, and other parameters into the PowerPlay EPE spreadsheet.

Altera recommends using these calculations as an estimation of power, not as a specification. You must verify the actual power during device operation as the information is sensitive to the actual device design and the environmental operating conditions.

- **?** For more information about resources, I/O standard supports, and features available for the target devices, refer to the respective device family handbook.
- **For the PowerPlay EPE support for MAX V devices and other Altera® CPLDs, refer to the** *PowerPlay Early Power Estimator for Altera CPLDs User Guide*.

The features of the PowerPlay EPE spreadsheet include:

- Estimating the power consumption of your design before creating the design or during the design process
- Importing device resource information from the Quartus II software into the PowerPlay EPE spreadsheet with the use of the Quartus II-generated PowerPlay EPE file
- Performing preliminary thermal analysis of your design

Release Information

Release information describes the supported device families and version of the PowerPlay EPE spreadsheet, which is documented in this user guide.

The version of the EPE spreadsheet that you use must correspond to the version of the Quartus II software. For example, if you use the Quartus II software version 11.1 to generate the PowerPlay EPE file, you must use the EPE spreadsheet version 11.1.

For more information about the device families documented in this user guide and its PowerPlay EPE spreadsheet version, refer to the PowerPlay Early Power Estimators (EPE) and Power Analyzer page of the Altera website.

Power Model Status for Supported Device Families


The power models in the PowerPlay EPE spreadsheet are either in preliminary or final status. Preliminary power models are subject to change. Preliminary power models are created based on simulation results, process data, and other known parameters. The final power models are created based on a complete correlation to the production device. If the power models are final, there are no further changes to the power models.



For more information about the power model status for the device families documented in this user guide, refer to the PowerPlay Early Power Estimators (EPE) and Power Analyzer page of the Altera website.

Supported Features

The PowerPlay EPE spreadsheet provides either final or preliminary support for target Altera device families.





System Requirements

The PowerPlay EPE spreadsheet requires the following software:

- Windows operating system that the Quartus II software supports
- Microsoft Excel 2003, Microsoft Excel 2007, or Microsoft Excel 2010
- Quartus II software version 9.1 or later (if generating a file for import)

For more information about the operating system support, refer to the Operating System Support page on the Altera website.

Download and Install the PowerPlay Early Power Estimator

The PowerPlay EPE spreadsheet for Altera devices is available from the PowerPlay Early Power Estimators (EPE) and Power Analyzer on the Altera website. After reading the terms and conditions and clicking **I Agree**, you can download the Microsoft Excel (**.xls** or **.xlsx**) file.

By default, the macro security level in Microsoft Excel 2003, Microsoft Excel 2007, and Microsoft Excel 2010 is set to **High**. If the macro security level is set to **High**, macros are automatically disabled. For the features in the PowerPlay EPE spreadsheet to function properly, you must enable macros.

To change the macro security level in Microsoft Excel 2003, follow these steps:

- 1. On the Tools menu, click **Options**.
- 2. On the Security tab, click Macro Security.
- 3. On the Security Level tab of the Security dialog box, choose Medium. Click Ok.
- 4. On the Options window, click Ok.
- 5. Close the PowerPlay EPE spreadsheet and reopen it.
- 6. A pop-up window asks you whether or not to enable macros each time you open a spreadsheet that contains macros, click **Enable Macros**.

To change the macro security level in Microsoft Excel 2007, follow these steps:

- 1. Click the Office button in the upper left corner of the .xlsx file.
- 2. At the bottom of the menu, click the **Excel Options** button.
- 3. Click the **Trust Center** button on the left. Then, click the **Trust Center Settings** button.
- 4. In the **Trust Center** dialog box, click the **Macro Settings** button. Turn on the **Disable all macros with notification** option.
- 5. Close the PowerPlay EPE spreadsheet and reopen it.
- 6. A security warning appears beneath the Office ribbon. Click **Options**.

7. In the Microsoft Office Security Options dialog box, turn on Enable this content.

To change the macro security level in Microsoft Excel 2010, follow these steps:

- 1. Click the File tab. The Backstage view opens.
- 2. Under Help, click **Options**; the **Options** dialog box appears.
- 3. Click Trust Center, then click the Trust Center Settings button.
- 4. In the **Trust Center** dialog box, click the **Macro Settings** button. Turn on the **Disable all macros with notification** option.
- 5. Close the PowerPlay EPE spreadsheet and reopen it.
- 6. A security warning appears beneath the Office ribbon. Click **Options**.
- 7. In the **Microsoft Office Security Options** dialog box, turn on **Enable content for this session**.

Estimating Power Consumption

You can use the PowerPlay EPE spreadsheet to estimate the power consumption at any point of your design cycle. You can use the PowerPlay EPE spreadsheet to estimate the power consumption if you have not begun your design, or if your design is not complete. While the PowerPlay EPE spreadsheet can provide you with an estimate for your complete design, Altera recommends using the PowerPlay Power Analyzer in the Quartus II software to obtain this estimate for your complete design because the PowerPlay Power Analyzer can give you a more accurate analysis of your exact routing and the various modes of operation.

Estimating Power Consumption Before Starting the FPGA Design

Table 2–1 lists the advantage and disadvantages of using the PowerPlay EPE spreadsheet before you begin your FPGA design.

Table 2–1. Power Estimation before Designing FPGA

Advantage	Disadvantage
 You can obtain power estimation before starting your FPGA design 	 Accuracy depends on your inputs and your estimation of the device resources; where this information may change (during or after your design is complete), your power estimation results may be less accurate Process can be time consuming

To estimate power consumption with the PowerPlay EPE spreadsheet before starting your FPGA design, follow these steps:

- 1. On the Main worksheet of the PowerPlay EPE spreadsheet, select the target family, device, and package from the **Family**, **Device**, and **Package** drop-down list.
- 2. Enter values for each worksheet in the PowerPlay EPE spreadsheet. Different worksheets in the PowerPlay EPE spreadsheet display different power sections, such as clocks and phase-locked loops (PLLs).
- 3. The calculator displays the estimated power consumption in the Total column.

Entering Information into the PowerPlay Early Power Estimator

You can either manually enter power information into the PowerPlay EPE spreadsheet or load a PowerPlay EPE file generated by the Quartus II software. You can also clear all current values in the PowerPlay EPE spreadsheet.

To use the PowerPlay EPE spreadsheet, enter the device resources, operating frequency, toggle rates, and other parameters in the PowerPlay EPE spreadsheet. If you do not have an existing design, you must estimate the number of device resources your design uses and enter the information into the PowerPlay EPE spreadsheet. For more information, refer to "Estimating Power Consumption Before Starting the FPGA Design" on page 2–2.

Clearing All Values

You can reset all the user-entered values in the PowerPlay EPE spreadsheet by clicking the **Reset** button.

To use the Reset feature, you must enable macros for the spreadsheet. If you have not enabled macros for the spreadsheet, you must manually reset all user-entered values.

Manually Entering Values

You can manually enter values into the PowerPlay EPE spreadsheet in the appropriate section. White unshaded cells are input cells that you can modify. Each section contains a column that allows you to specify a module name based on your design.

Estimating Power Consumption While Creating the FPGA Design

If your FPGA design is partially complete, you can import the PowerPlay EPE file (*<revision name>_early_pwr.csv*) generated by the Quartus II software to the PowerPlay EPE spreadsheet. After importing the information from the *<revision name>_early_pwr.csv* into the PowerPlay EPE spreadsheet, you can edit the PowerPlay EPE spreadsheet to reflect the device resource estimates for your final design.

Table 2–2 lists the advantages and disadvantages if you use the PowerPlay EPE spreadsheet for an FPGA design that is partially complete.

Table 2–2.	Power Estimation	if your FPGA Design	is Partially Complete
------------	-------------------------	---------------------	-----------------------

Advantage	Disadvantage
 You can perform power estimation early in	 Accuracy depends on your inputs and your
the FPGA design cycle	estimation of the device resources; where
 Provides the flexibility to automatically fill in	this information may change (during or after
the PowerPlay Early Power Estimator	your design is complete), your power
spreadsheet based on the Quartus II software	estimation results may be less accurate
compilation results	 Process can be time consuming

Importing a File

To estimate power consumption with the PowerPlay EPE spreadsheet if your FPGA design is partially complete, you can import a file.

Importing a file saves you time and effort otherwise spent on manually entering information into the PowerPlay EPE. You can also manually change any of the values after importing a file.

To generate the PowerPlay EPE file, follow these steps:

- 1. Compile the partial FPGA design in the Quartus II software.
- On the Project menu, click Generate PowerPlay Early Power Estimator File to generate the <revision name>_early_pwr.csv in the Quartus II software.

To import data into the PowerPlay EPE spreadsheet, follow these steps:

- 1. In the PowerPlay EPE spreadsheet, Click Import Quartus II File.
- Browse to a PowerPlay EPE file generated from the Quartus II software and click Open. The file has a name of *<revision name>_early_pwr.csv*.
- 3. In the confirmation window to proceed, click OK.
- 4. If the file is imported, click **OK**. Clicking **OK** acknowledges the import is complete. If there are any errors during the import, an **.err** file is generated with details.
 - You must import the PowerPlay EPE file into the PowerPlay EPE spreadsheet before modifying any information in the PowerPlay EPE spreadsheet. Also, you must verify all your information after importing a file.

Importing a file from the Quartus II software populates all input values on the Main worksheet that were specified in the Quartus II software. These parameters include:

- Family
- Device
- Package
- Temperature grade
- Power characteristics
- Core voltage (V)
- Ambient (T_A) or junction (T_J) temperature (°C)
- Heat sink
- Airflow
- **Custom** θ_{SA} or Custom θ_{IA}
- Board thermal model

The ambient or junction temperature, heat sink, airflow, Custom θ_{SA} or Custom θ_{JA} , and board thermal model parameters are optional. For more information about these parameters, refer to "Main Worksheet" on page 3–1.

The clock frequency (f_{MAX}) values imported into the PowerPlay EPE spreadsheet are the same as the f_{MAX} values taken from the Quartus II software as per the design. You can manually edit the f_{MAX} values and the toggle percentage in the PowerPlay EPE spreadsheet to suit your design requirements.

Estimating Power Consumption After Completing the FPGA Design

If your design is complete, Altera recommends using the PowerPlay Power Analyzer in the Quartus II software. The PowerPlay Power Analyzer provides the most accurate estimate of device power consumption. To determine power consumption, the PowerPlay Power Analyzer uses simulation, user mode, and default toggle rate assignments, in addition to placement-and-routing information.



For more information about the power estimation feature, how to use the PowerPlay Power Analyzer, and generating the PowerPlay EPE file in the Quartus II software, refer to the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.



3. PowerPlay Early Power Estimator Worksheets

This chapter provides information about each worksheet of the PowerPlay EPE spreadsheet. The PowerPlay EPE spreadsheet provides the ability to enter information into worksheets based on architectural features. The PowerPlay EPE spreadsheet also provides a subtotal of power consumed by each architectural feature and is reported in each worksheet in watts. Each architectural feature is listed in the following worksheets:


- "Main Worksheet" on page 3–1
- "Logic Worksheet" on page 3–11
- "RAM Worksheet" on page 3–14
- "DSP Worksheet" on page 3–18
- "I/O Worksheet" on page 3–20
- "PLL Worksheet" on page 3–24
- Clock Worksheet" on page 3–26
- "HSDI Worksheet" on page 3–28
- "XCVR Worksheet" on page 3–30
- "HMC Worksheet" on page 3–33
- "IP Worksheet" on page 3–35
- "Report Worksheet" on page 3–37

Main Worksheet

The Main worksheet of the PowerPlay EPE spreadsheet summarizes the power and current estimates for the design. The Main worksheet displays the total thermal power, thermal analysis, and power supply sizing information.

Figure 3-1 shows the Main worksheet of the PowerPlay EPE spreadsheet.

Figure 3–1. Main Worksheet of the PowerPlay EPE Spreadsheet



The accuracy of the information depends on the information you enter. The power consumed can also vary depending on the toggle rates you enter. The following sections describe the sections in the Main worksheet of the PowerPlay EPE spreadsheets.

Input Parameter

The required parameters depend on whether the junction temperature is manually entered or auto computed.

Table 3–1 lists the values you must specify in the Input Parameter section in the Main worksheet of the PowerPlay EPE spreadsheet, as shown in Figure 3–1.

Table 3–1. Input Parameter Section Information (Part 1 of 3)

Input Parameter	Description
Family	Select the device family.
Device	Select your device.
	Larger devices consume more static power and have higher clock dynamic power. All other power components are unaffected by the device used.
	Select the package that is used.
Package	Larger packages provide a larger cooling surface and more contact points to the circuit board, leading to lower thermal resistance. Package selection does not affect dynamic power.

Table 3–1. Input Parameter Section Information (Part 2 of 3)

Input Parameter	Description
Temperature Grade	Select the appropriate temperature grade. This field only affects the allowed maximum junction temperature range.
	Different device families support different temperature grades. For more information about the supported temperature grade and the recommended operating range for the device junction temperature, refer to the respective device family datasheet.
	Select typical or theoretical worst-case silicon process.
Power Characteristic	There is a process variation from die-to-die. This primarily impacts the static power consumption. Typical power characteristic provides results that line up with average device measurements.
	Maximum power characteristic provides results that line up with worst-case device measurements. To ensure your power supply design is sufficient to handle the worst-case process variation that affects static power consumption, Altera recommends using the Maximum power characteristic for your power estimation.
V _{CCL} Voltage (V)	For Stratix III devices, select the V_{CCL} voltage. For devices with speed grade –4L, this value can either be 0.9 V or 1.1 V . For devices with other speed grades, set the V_{CCL} voltage level to 1.1 V .
	This impacts the static power and dynamic power consumption of the resources powered by the V_{CCL} power supply.
Junction Temp, T _J (°C)	Enter the junction temperature of the device. This field is only available if you turn on the User Entered T_J option. In this case, the junction temperature is not calculated based on the thermal information provided.
Ambient Temp, T _A (°C)	Enter the air temperature near the device. This value can range from $-40^{\circ}C$ to $125^{\circ}C$. This field is only available when you turn on the Auto Computed T_J option.
	If you turn on the Estimated Theta J _A option, this field is used to compute the junction temperature based on power dissipation and thermal resistance through the top-side cooling solution (heat sink or none) and board (if applicable).
	If you turn on the Custom Theta J_A option, this field is used to compute junction temperature based on power dissipation and custom θ_{JA} entered.
	Select the heat sink that is used. You can select one of the following:
	no heat sink (None)
	 a custom solution (Custom)
Heat Sink	 a heat sink with set parameters (15 mm–Low Profile, 23 mm–Medium Profile, or 28 mm–High Profile). This field is only available if you turn on the Auto Computed T_J and Estimated Theta J_A options.
	If you select None , the heat sink selection updates the custom θ_{SA} value and you can see the value in the Custom θ_{SA} (°C/W) parameter. If you select Custom , the value is what is entered in the Custom θ_{SA} (°C/W) parameter.
	Representative examples of heat sinks are provided. Larger heat sinks provide lower thermal resistance and lower the junction temperature. If the heat sink is known, consult the heat sink datasheet and enter a custom θ_{SA} value according to the airflow in your system.
Airflow	Select an available ambient airflow in linear-feet per minute (lfm) or meters per second (m/s). The values are 100 lfm (0.5 m/s) , 200 lfm (1.0 m/s) , 400 lfm (2.0 m/s) , or Still Air . This field is only available if you turn on the Auto Computed T _J and Estimated Theta J _A options.
	Increased airflow results in a lower case-to-air thermal resistance and lowers the junction temperature.

Input Parameter	Description
Custom θ _{JA} (°C/W)	Enter the junction-to-ambient thermal resistance between the device and ambient air (in °C/W). This field is only available if you turn on the Auto Computed T _J and Custom Theta J_A options.
	This field represents the increase between ambient temperature and junction temperature for every watt of additional power dissipation.
Custom θ _{SA} (°C/W)	If you select a custom heat sink, enter the heatsink-to-ambient thermal resistance from the heat sink datasheet. The quoted values depend on system airflow and can also depend on thermal power dissipation. This field is only available if you turn on one of the following options:
	 Auto Computed T_J and Custom Theta J_A options
	 Auto Computed T_J and Estimated Theta J_A options, and set the Heat Sink parameter to Custom.
	To compute the overall junction-to-ambient resistance through the top of the device, the Custom θ_{SA} parameter is combined with a representative case-to-heatsink resistance and an Altera-provided junction-to-case thermal resistance.
Board Thermal Mode	Select the type of board that is used in the thermal analysis. The value is None (Conservative), Typical Board, or JEDEC (2s2p). This field is only available if you turn on the Auto Computed T _J and Estimated Theta J _A options.
	If you select None (Conservative) , the thermal model assumes no heat is dissipated through the board, resulting in a pessimistic calculated junction temperature.
	If you select Typical Board , the thermal model assumes the characteristics of a typical customer board stack, which is based on the selected device and package.
	If you select JEDEC (2s2p) , the thermal model assumes the characteristics of the JEDEC 2s2p test board specified in standard JESDEC51–9.
	To determine the final junction temperature, Altera recommends performing a detailed thermal simulation of your system. This two-resistor thermal model is only for early estimation.

Table 3–1. Input Parameter Section Information (Part 3 of 3)

Thermal Power

Thermal power is the power dissipated in the device. Total thermal power is shown in watts and is a sum of the thermal power of all the resources used in the device, including the maximum power from standby and dynamic power.

Total thermal power only includes the thermal component for the I/O section and does not include the external power dissipation, such as from voltage-referenced termination resistors.

Figure 3–2 shows the total thermal power (W) and the static power (P_{STATIC}) consumed by the device. For the EPE spreadsheet version 11.0 and later, P_{STATIC} includes static power from all functional blocks, including the I/O static power. The thermal power for each worksheet is displayed. To see how the thermal power for a worksheet was calculated, click on the button to view the selected worksheet.

	Thermal Po	ower (W)	
	Logic	0.000	
	RAM	0.000	
	DSP	0.000	
	I/O	0.000	
	HSDI	0.000	
	PLL	0.000	
	Clock	0.000	
	HMC	0.000	
	XCVR	0.000	
	PCS and HIP	0.000	
P _{static}		0.360	
TOTAL		0.360	

Figure 3–2. Thermal Power Section in the Main Worksheet

Table 3–2 lists the Thermal Power section information in the PowerPlay EPE spreadsheet, as shown in Figure 3–2.

Table 3–2. Thermal Power Section Information (Part 1 of 2)

Column Heading	Description
Logic	This value shows the dynamic power consumed by adaptive logic modules (ALMs) and associated routing. To view details, click the Logic button.
RAM	This value shows the dynamic power consumed by RAM blocks and associated routing. To view details, click the RAM button.
DSP	This value shows the dynamic power consumed by digital signal processing (DSP) blocks and associated routing. To view details, click the DSP button.
1/0	This value shows the thermal power consumed by I/O pins and associated routing. To view details, click the ${\rm I/O}$ button.
HSDI	This value shows the dynamic power consumed by serializer and deserializer (SERDES) hardware for high-speed differential I/O (HSDI). To view details, click the HSDI button.
PLL	This value shows the dynamic power consumed by phase-locked loops (PLLs). To view details, click the PLL button.
Clock	This value shows the dynamic power consumed by clock networks. To view details, click the Clock button.


Column Heading	Description
НМС	This value shows the dynamic power consumed by hard memory controller (HMC). To view details, click the HMC button.
	This shows the thermal power consumed by transceiver hardware. This includes the standby power consumed by unused transceivers.
XCVR	To view details, click the XCVR button. If the value is N/A , the transceiver blocks are not available on the chosen device.
PCS and HIP	This shows the thermal power consumed by the gigabit transceiver block transmitter and receiver channel physical coding sublayer (PCS) as well as the PCI Express [®] (PCIe [®]) hard IP blocks of the transceiver hardware. This includes the standby power consumed by unused transceivers.
	To view details, click the PCS and HIP button. If the value is N/A , the transceiver blocks are not available on the chosen device.
P _{STATIC}	This shows the static power consumed irrespective of clock frequency. This includes static power dissipated in the terminated I/O standards on chip and standby power dissipated in I/O banks
	P _{STATIC} is affected by junction temperature, selected device, and power characteristics.
TOTAL	This shows the total power dissipated as heat from the FPGA. This does not include power dissipated in off-chip termination resistors.
	For the current drawn from the device supply rails, refer to "Power Supply Current". This may differ due to currents supplied to off-chip components and thus not dissipated as heat in the FPGA.

 Table 3–2.
 Thermal Power Section Information (Part 2 of 2)

Power Supply Current

The Power Supply Current (A) section provides the estimated current draw from all power supplies. Figure 3–3 shows an example of the power supply current estimate.

Figure 3–3.	. Power Supply Current Section in the Main Worksheet
-------------	--



The "ICCIO" value includes any current drawn through the I/O into the off-chip termination resistors. This can result in "ICCIO" values that are higher than the reported I/O thermal power, because this off-chip current is dissipated as heat elsewhere and does not factor into the calculation of the device temperature.

In some cases, the power supply current reported is larger when compared to the user mode current requirements. This is due to the current that is required during power up for some power supplies (depending on the device family). Altera recommends designing your power supply to meet the requirements shown in the Power Supply Current (A) section of the Report worksheet, where you can see the Min Current Requirement (A) and User Mode Current Requirement (A).

The power supply rail varies for different device families. For more information about the device supported power supply pin and the recommended operating range, refer to the "Device Datasheet" of the respective device.

Thermal Analysis

Figure 3–4 shows the Thermal Analysis section in the Main worksheet, including the junction temperature (T_J), total junction-to-ambient thermal resistance (θ_{JA}), and the maximum allowed ambient temperature (T_A) values. For details about the values of the thermal parameters not listed in this user guide, click the **Details** button.

Figure 3–4. Thermal Analysis Section of the PowerPlay EPE Spreadsheet




Table 3–3 lists the Thermal Analysis section information in the Main worksheet of the PowerPlay EPE spreadsheet.

Table 3–3. Thermal Analysis Section Information

Column Heading	Description
	The device junction temperature estimation based on supplied thermal parameters.
Junction Temp, T _J (°C)	The junction temperature is determined by dissipating the total thermal power through the top of the chip and through the board (if selected). For detailed calculations, click the Details button.
θ _{.IA} Junction-Ambient	The junction-to-ambient thermal resistance between the device and ambient air (in °C/W).
O _{JA} Junction-Ambient	Represents the increase in temperature between ambient and junction for every W of additional power dissipation.
Maximum Allowed T _A (°C)	A guideline for the maximum ambient temperature (in °C) that you can subject the device to without violating the maximum junction temperature, based on the supplied cooling solution and device temperature grade.

You can directly enter or automatically compute the junction temperature based on the information provided. To enter the junction temperature, select **User Entered T**_J in the **Input Parameters** section. To automatically compute the junction temperature, select **Auto Computed T**_J in the **Input Parameters** section.

When automatically computing the junction temperature, the ambient temperature, airflow, heat sink solution, and board thermal model of the device determine the junction temperature in °C. Junction temperature is the estimated operating junction temperature based on your device and thermal conditions.

You can consider the device as a heat source and the junction temperature is the temperature of the device. For simplicity, you can assume that the temperature of the device is constant regardless of where it is measured. The temperature varies across the device.

You can dissipate power from the device through different paths. Different paths become significant depending on the thermal properties of the system. The significance of power dissipation paths vary depending on whether or not a heat sink is used for the device.


Not Using a Heat Sink

When you do not use a heat sink, the major paths of power dissipation are from the device to the air. You can refer this as a junction-to-ambient thermal resistance. In this case, there are two significant junction-to-ambient thermal resistance paths:

- From the device through the case to the air
- From the device through the board to the air

Figure 3–5 shows the thermal representation without a heat sink.






In the model used in the PowerPlay EPE spreadsheet, power is dissipated through the case and board. The θ_{JA} values are calculated for differing air flow options accounting for the paths through the case and through the board.

Figure 3–6 shows the thermal model for the PowerPlay EPE spreadsheet without a heat sink.





The ambient temperature does not change, but the junction temperature changes depending on the thermal properties; therefore the junction temperature calculation is an iterative process.

The total power is calculated based on the total θ_{JA} value, ambient, and junction temperatures, as shown in Equation 3–1.

Equation 3–1. Total Power


 $P = \frac{T_J - T_A}{\theta_{JA}}$

Using a Heat Sink

When you use a heat sink, the major paths of power dissipation are from the device through the case, thermal interface material, and heat sink. There is also a path of power dissipation through the board. The path through the board has less impact than the path to air.

Figure 3–7 shows the thermal representation with a heat sink.

Figure 3–7. Thermal Representation with a Heat Sink



In the model used in the PowerPlay EPE spreadsheet, you can dissipate power through the board or through the case and heat sink. The junction-to-board thermal resistance ($\theta_{JA BOTTOM}$) refers to the thermal resistance of the path through the board. Junction-to-ambient thermal resistance ($\theta_{JA TOP}$) refers to the thermal resistance of the path through the case, thermal interface material, and heat sink.

Figure 3-8 shows the thermal model for the PowerPlay EPE spreadsheet.




Figure 3–8. Thermal Model for the PowerPlay EPE Spreadsheet with a Heat Sink

If you want the PowerPlay EPE spreadsheet thermal model to take the $\theta_{JA BOTTOM}$ into consideration, set the Board Thermal Model parameter to either **JEDEC (2s2p)** or **Typical Board**. Otherwise, set the Board Thermal Model parameter to **None** (conservative). In this case, the path through the board is not considered for power dissipation and a more conservative thermal power estimate is obtained.

The addition of the junction-to-case thermal resistance (θ_{JC}), the case-to-heat sink thermal resistance (θ_{CS}) and the heat sink-to-ambient thermal resistance (θ_{SA}) determines the $\theta_{IA \text{ TOP}}$ (Equation 3–2).

Equation 3–2. Junction-to-Ambient Thermal Resistance

 $\theta_{JA TOP} = \theta_{JC} + \theta_{CS} + \theta_{SA}$

Based on the device, package, airflow, and heat sink solution selected in the Input Parameters section, the PowerPlay EPE spreadsheet determines the $\theta_{IA TOP}$

If you use a low, medium, or high profile heat sink, select the airflow from the values of **Still Air** and air flow rates of **100 lfm (0.5 m/s)**, **200 lfm (1.0 m/s)**, and **400 lfm (2.0 m/s)**. If you use a custom heat sink, enter the custom θ_{SA} value. You must incorporate the airflow into the custom θ_{SA} value. Therefore, the Airflow parameter is not applicable in this case. You can obtain these values from the heat sink manufacturer.

The ambient temperature does not change, but the junction temperature changes depending on the thermal properties. Because a change in junction temperature affects the thermal device properties that are used to calculate junction temperature, calculating the junction temperature is an iterative process.

The total power is calculated based on the total θ_{JA} value, ambient, and junction temperatures, with the equation shown in Equation 3–1 on page 3–9.

Logic Worksheet

Each row in the Logic worksheet of the PowerPlay EPE spreadsheet represents a separate design module. Enter the following parameters for each design module:

- Number of combinational adaptive look-up tables (ALUTs)
- Number of flipflops
- Clock frequency in MHz
- Number of registers
- Toggle percentage
- Average fanout

For the EPE spreadsheet version 11.0 and later, Power Saving (W) information is added into the Logic worksheet. For more detailed information, links are included in the Report worksheet of the EPE spreadsheet, as shown in "Report Power Savings for Each Functional Block" on page 3–37.

Figure 3–9 shows an example of the Logic worksheet of the PowerPlay EPE spreadsheet.

Figure 3–9. Logic Worksheet of the PowerPlay EPE Spreadsheet

ogic	Return To M	lain							
Total Therma	l Power (W)	0.000							
Estimated LU	T Utilization	0.0%							
FF Utili:	zation	0.0%							
Power Sa	ving (W)	0.000	more >>						
High-Speed	Tile Usage	Туріс	al Design						
						Therr	nal Pow	er (W)	
/lodule [#]	Combinational ALUTs	# FFs	Clock Freq (MHz)	Toggle %	Average Fanout	Routing	Block	Total	User Comments
	0	0	0	12.5%	3	0.000	0.000	0.000	
	0	0	0	12.5%	3	0.000	0.000	0.000	

Table 3–4 lists the general settings in the Logic worksheet of the PowerPlay EPE spreadsheet.

Table 3–4. General Settings in the Logic Worksheet

Input Parameter	Description
	Select the High-Speed Tile Usage setting. This value can be Typical Design , Typical High-Performance Design , or Atypical High-Performance Design .
	Typical Design represents a design with 10% or more timing margin.
	 Typical High-Performance Design represents an average design with no timing margin. These designs have a few near-critical timing paths.
High-Speed Tile Usage	 Atypical High-Performance Design represents a 90th percentile design with no timing margin. These designs have many near-critical timing paths.
	This primarily impacts static power consumption (P _{STATIC}) found in the Main worksheet of the PowerPlay EPE spreadsheet. It also has a small impact on the dynamic power consumed by the logic resources entered in the Logic worksheet of the PowerPlay EPE spreadsheet.
	This option is only available for Stratix III, Stratix IV, and Stratix V device families.

Table 3–5 lists the values that you must specify in the Logic worksheet of the PowerPlay EPE spreadsheet.

Table 3–5. Logic Worksheet Information (Part 1 of 2)


Column Heading	Description
Module	Specify a name for each module of the design.
	Enter the number of combinational ALUTs or look-up tables (LUTs).
	This is the "Combinational ALUTs" value from the Quartus II Compilation Report Resource Usage Summary section.
#Combinational ALUTs/#LUTs	For Arria II, Stratix III, Stratix IV, and Stratix V devices, each adaptive logic module (ALM) contains up to two combinational ALUTs. Smaller ALUTs consume less power than larger ALUTs, but the device can fit more of them. The total number of ALUTs in the design must not exceed (the number of ALMs) × two.
	Enter the number of flipflops in the module.
#FFs	This is the sum of "Register ALUTs" and "Dedicated logic registers" from the Quartus II Compilation Report Resource Usage Summary section.
	Clock routing power is calculated separately on the Clock worksheet of the PowerPlay EPE spreadsheet.
Clock Freg (MHz)	Enter a clock frequency (in MHz). This value is limited by the maximum frequency specification for the device family.
	100 MHz with a 12.5% toggle means that each LUT or flipflop output toggles 12.5 million times per second (100 \times 12.5%).
Toggle%	Enter the average percentage of logic toggling on each clock cycle. The toggle percentage ranges from 0 to 100% . Typically, the toggle percentage is 12.5%, which is the toggle percentage of a 16-bit counter. To ensure you do not underestimate the toggle percentage, use a higher toggle percentage. Most logic only toggles infrequently; therefore, toggle rates of less than 50% are more realistic.
	For example, a T-flipflop (TFF) with its input tied to V_{CC} has a toggle rate of 100% because its output is changing logic states on every clock cycle (refer to Figure 3–10).
Average Fanout	Enter the average number of blocks fed by the outputs of the LUTs and flipflops.

Table 3–5. Logic Worksheet Information (Part 2 of 2)

Column Heading	Description
	This shows the power of dissipation due to estimated routing (in watts).
Thermal Power (W)–Routing	Routing power depends on placement and routing, which is a function of design complexity. The values shown represent the routing power based on experimentation of more than 100 designs.
	For detailed analysis based on your design's routing, use the Quartus II PowerPlay Analyzer.
	This shows the power dissipation due to internal toggling of the ALMs (in watts).
Thermal Power (W)–Block	Logic block power is a combination of the function implemented and the relative toggle rates of the various inputs. The PowerPlay EPE spreadsheet uses an estimate based on observed behavior across more than 100 real-world designs.
	For accurate analysis based on your design's exact synthesis, use the Quartus II PowerPlay Analyzer.
Thermal Power (W)–Total	This shows the total power dissipation (in watts). The total power dissipation is the sum of the routing and block power.
User Comments	Enter any comments. This is an optional entry.

Figure 3–10 shows an example of a 4-bit counter.

Figure 3–10. 4-Bit Counter Example



The first TFF with the cout0 LSB output has a toggle rate of 100% because the signal toggles on every clock cycle. The toggle rate for the second TFF with cout1 output is 50% because the signal only toggles on every two clock cycles. Consequently, the toggle rate for the third TFF with cout2 output and fourth TFF with cout3 output are 25% and 12.5%, respectively. Therefore, the average toggle percentage for this 4-bit counter is $(100 + 5 + 25 \ 12.5)/4 = 46.875\%$.

For more information about logic block configurations of the supported device families, refer to the "Logic Array Blocks and Adaptive Logic Modules" chapter of the respective device handbook.

RAM Worksheet

Each row in the RAM worksheet of the PowerPlay EPE spreadsheet represents a design module where the RAM blocks are the same type, have the same data width, the same RAM depth (if applicable), the same RAM mode, and the same port parameters. If some or all of the RAM blocks in your design have different configurations, enter the information in different rows. For each design module, enter the type of RAM implemented, the number of RAM blocks, and the RAM block mode.

Each row in the RAM worksheet of the PowerPlay EPE spreadsheet also represents a logical RAM module that can be physically implemented on more than one RAM block. The PowerPlay EPE spreadsheet implements each logical RAM module with the minimum number of physical RAM blocks, in the most power-efficient way possible, based on the width and depth of the logical instance entered.

You must know how your RAM is implemented by the Quartus II Compiler when you are selecting the RAM block mode. For example, if a ROM is implemented with two ports, it is considered a true dual-port memory and not a ROM. Single-port and ROM implementations only use Port A. Simple dual-port and true dual-port implementations use Port A and Port B.

For the EPE spreadsheet version 11.0 and later, Power Saving (W) information is added into the RAM worksheet. For more detailed information, links are included in the Report worksheet of the EPE spreadsheet, as shown in "Report Power Savings for Each Functional Block" on page 3–37.

Figure 3–11 shows the RAM worksheet of the PowerPlay EPE spreadsheet.

Figure 3–11. RAM Worksheet of the PowerPlay EPE Spreadsheet

RAM	Return	to Main														
otal Thermal F	ower (W)	0.000	Í													
MLAB Utiliz	ation	0.0%														
M9K Utiliza	ation	0.0%														
M144K Utiliz	ation	0.0%														
Power Savin	ng (W)	0.000	more >>													
							Port A			Port B				Therr	nal Powe	er (W)
Module	RAM Type	# RAM Blocks	Data Width	RAM Depth	RAM Mode	Clock Freq (MHz)	Enable %	Write %	Clock Freq (MHz)	Enable %	R/W %	Toggle %	Suggested FF Usage	Routing	Block	Tot
	M9K	0	1	1	Simple Dual Port	0.0	25%	50%	0.0	25%	50%	50.0%	N/A	0.000	0.000	0.0
	M9K	0	1	1	Simple Dual Port	0.0	25%	50%	0.0	25%	50%	50.0%	N/A	0.000	0.000	0.0
	M9K	0			Simple Dual Port	0.0	25%	50%	0.0	25%	50%	50.0%	N/A	0.000	0.000	0.0

Table 3–6 lists the values that you must specify in the RAM worksheet of the PowerPlay EPE spreadsheet.

 Table 3–6.
 RAM Worksheet Information (Part 1 of 3)

Column Heading	Description
Module	Enter a name for the RAM module in this column. This is an optional value.
	Select the implemented RAM type.
RAM Туре	You can find the RAM type in the Type column of the Quartus II Compilation Report. In the Compilation Report , select Fitter and click Resource Section . Click RAM Summary .
	Enter the number of RAM blocks in the module that use the same type and mode and have the same parameter for each port. The parameters for each port are:
	Clock frequency in MHz
#RAM Blocks	 Percentage of time the RAM is enabled
	 Percentage of time the port is writing as opposed to reading
	You can find the number of RAM blocks in either the memory logic array block (MLAB), M9K, or M144K column of the Quartus II Compilation Report. In the Compilation Report , select Fitter and click Resource Section . Click RAM Summary .
Data Width	Enter the width of the data for the RAM block. This value is limited based on the RAM type. You can find the width of the RAM block in the Port A Width or the Port B Width column of the Quartus II Compilation Report. In the Compilation Report , select Fitter and click Resource Section . Click RAM Summary .
	For RAM blocks that have different widths for Port A and Port B, use the larger of the two widths.
	Enter the depth of the RAM block.
RAM Depth	You can find the depth of the RAM block in the Port A Depth or the Port B Depth column of the Quartus II Compilation Report. In the Compilation Report , select Fitter and click Resource Section . Click RAM Summary .
	Select from the following modes:
	Single-Port
	Simple Dual-Port
	True Dual-Port
	ROM
RAM Mode	The mode is based on how the Quartus II Compiler implements the RAM. If you are unsure how your memory module is implemented, Altera recommends compiling a test case in the required configuration in the Quartus II software. You can find the RAM mode in the Mode column of the Quartus II Compilation Report. In the Compilation Report , select Fitter and click Resource Section . Click RAM Summary .
	A single-port RAM has one port with a read and write control signal. A simple dual-port RAM has one read port and one write port. A true dual-port RAM has two ports, each with a read and write control signal. ROMs are read-only single-port RAMs.
Port A–Clock Freq (MHz)	Enter the clock frequency for Port A of the RAM blocks in MHz. This value is limited by the maximum frequency specification for the RAM type and device family.

Column Heading	Description
Port A–Enable %	Enter the average percentage of time the input clock enable for Port A is active, regardless of the activity on the RAM data and address inputs. The enable percentage ranges from 0 to 100% . The default value is 25% .
	RAM power is primarily consumed when a clock event occurs. Using a clock enable signal to disable a port when no read or write operation is occurring can result in significant power savings.
Port A–Write %	Enter the average percentage of time Port A of the RAM block is in write mode versus read mode. For simple dual-port (1R/1W) RAMs, the write Port A is inactive when not executing a write operation. For single-port and dual-port RAMs, Port A reads when it is not written to. This field is ignored for RAMs in ROM mode.
	This value must be a percentage number between 0 and 100% . The default value is 50% .
Port B–Clock Freq (MHz)	Enter the clock frequency for Port B of the RAM blocks in MHz. This value is limited by the maximum frequency specification for the RAM type and device family. Port B is ignored for RAM blocks in ROM or single-port mode or when the chosen RAM type is MLAB.
Port B–Enable %	Enter the average percentage of time the input clock enable for Port B is active, regardless of the activity on the RAM data and address inputs. The enable percentage ranges from 0 to 100% . The default value is 25% . Port B is ignored for RAM blocks in ROM or single-port mode or when the chosen RAM type is MLAB.
	RAM power is primarily consumed when a clock event occurs. Using a clock-enable signal to disable a port when no read or write operation is occurring can result in significant power savings.
Port B–R/W	For RAM blocks in true dual-port mode, enter the average percentage of time Port B of the RAM block is in write mode versus read mode. For RAM blocks in simple dual-port mode, enter the percentage of time Port B of the RAM block is reading. You cannot write to Port B in simple dual-port mode. Port B is ignored for RAM blocks in ROM or single-port mode or when the chosen RAM type is MLAB.
	This value must be a percentage number between 0 and 100% . The default value is 50% .
Toggle%	The average percentage for how often each block output signal changes value on each clock cycle is multiplied by the clock frequency and enables the percentage to determine the number of transitions per second. This only affects routing power.
	50% corresponds to a randomly changing signal. A random signal changes states only half the time.
	Displays the number of flipflops that you require to make the MLAB function correctly. The MLAB power in the RAM worksheet does not include the power of the flipflops.
Suggested FF Usage	If you enter the device resources manually, add the suggested number of flipflops to the Logic worksheet using the same clock frequency.
	If you have imported the device resources from the PowerPlay EPE file, no action is required.
	This field is only valid when the chosen RAM type is MLAB.
Valid Width/Mode	This check fails if the entered data width or RAM mode is not compatible with the selected RAM type. For the range of available widths for each RAM type, view the description of the data width column.

Table 3–6. RAM Worksheet Information (Part 2 of 3)

July 2012 Altera Corporation

Column Heading	Description
	This shows the power dissipation due to estimated routing (in watts).
Thermal Power (W)–Routing	Routing power depends on placement and routing, which is a function of design complexity. The values shown represent the routing power based on experimentation of more than 100 designs.
	For detailed analysis based on your design's routing, use the Quartus II PowerPlay Power Analyzer. This value is automatically calculated.
	This shows the power dissipation due to internal toggling of the RAM (in watts).
Thermal Power (W)–Block	For accurate analysis based on your design's exact RAM modes, use the Quartus II PowerPlay Power Analyzer. This value is automatically calculated.
Thermal Power (W)–Total	This shows the estimated power in watts, based on your inputs. It is the total power consumed by the RAM blocks and is equal to the routing power and block power. This value is automatically calculated.
User Comments	Enter any comments. This is an optional entry.

• For more information about the RAM block configurations of the supported device families, refer to the "Memory Blocks" chapter of the respective device handbook.

Table 3–6. RAM Worksheet Information (Part 3 of 3)

DSP Worksheet

Each row in the DSP section represents a DSP design module where all instances of the module have the same configuration, clock frequency, toggle percentage, and register usage. If some (or all) DSP or multiplier instances have different configurations, you must enter the information in different rows. Specify the following information for each DSP or multiplier module:

- Configuration
- Number of instances
- Clock frequency (in MHz)
- Toggle percentage of the data outputs
- Inputs and outputs that are registered or not
- Module pipelined or not

For the EPE spreadsheet version 11.0 and later, Power Saving (W) information is added into the DSP worksheet. For more detailed information, links are included in the Report worksheet of the EPE spreadsheet, as shown in "Report Power Savings for Each Functional Block" on page 3–37. Figure 3–12 shows the DSP worksheet of the PowerPlay EPE spreadsheet.

Figure 3–12. DSP Worksheet of the PowerPlay EPE Spreadsheet

DSP	Return to Maii	n										
Total Ther	mal Power (W)	0.000										
DSP	Utilization	0.0%										
Power	Saving (W)	0.000	more >>									
										Therr	nal Powe	er (W)
Module	Confi	guration		# of Instances	Clock Freq (MHz)	Toggle %	Reg Inputs?	Reg Outputs?	Pipe- lined?	Routing	Block	Tota
	9x9 Si	mple Mult		0	0.0	12.5%	Yes	Yes	Yes	0.000	0.000	0.00
	9x9 Si	mple Mult		▼ 0	0.0	12.5%	Yes	Yes	Yes	0.000	0.000	0.00
	0.00	mple Mult		0	0.0	12.5%	Yes	Yes	Yes	0.000	0.000	0.00

Table 3–7 lists the values you must specify in the DSP worksheet of the PowerPlay EPE spreadsheet.

 Table 3–7. DSP Worksheet Information (Part 1 of 2)

Column Heading	Description
Module	Enter a name for the DSP module in this column. This is an optional value.
Configuration	Select the DSP block configuration for the module.

Table 3–7. DSP Worksheet Information (Part 2 of 2)

Column Heading	Description
	Enter the number of DSP block instances that have the same configuration, clock frequency, toggle percentage, and register usage. This value is independent of the number of dedicated DSP blocks you use.
	For example, it is possible to use four 9×9 simple multipliers that are implemented in the same DSP block in the FPGA devices. In this case, the number of instances would be four.
<i>"</i>	To determine the maximum number of instances you can fit in the device for any particular mode, follow these steps:
# of Instances	1. Open the "DSP Blocks", "Variable Precision DSP Blocks", or "Embedded Multipliers" chapter of the respective device handbook.
	2. In the "Number of DSP Blocks" table, take the maximum number of DSP blocks available in the device for the mode of operation.
	 Divide the maximum number by the "# of Mults" for that mode of operation from the "DSP Block Operation Modes" table.
	4. Use the resulting value for the "# of Instances" in the PowerPlay EPE spreadsheet.
Clock Freq (MHz)	Enter the clock frequency for the module in MHz. This value is limited by the maximum frequency specification for the device family.
Togglo %	Enter the average percentage of DSP data outputs toggling on each clock cycle. The toggle percentage ranges from 0 to 50% . The default value is 12.5% . For a more conservative power estimate, use a higher toggle percentage.
Toggle %	In addition, 50% corresponds to a randomly changing signal (because half the time the signal changes from a 0-to-0 or 1-to-1). This is considered the highest meaningful toggle rate for a DSP block.
Reg Inputs?	Select whether the inputs of the dedicated DSP block or multiplier block are registered using the dedicated input registers. If you use the dedicated input registers in the DSP or multiplier block, select Yes . If the inputs are unregistered or registered using registers in the ALMs or the look-up table (LUTs), select No .
Reg Outputs?	Select whether the outputs of the dedicated DSP block or multiplier block are registered using the dedicated input registers. If you use the dedicated output registers in the DSP or multiplier block, select Yes . If the inputs are unregistered or registered using registers in ALMs or LUTs, select No .
Pipe-lined?	Select whether or not the dedicated DSP block is pipelined.
	This shows the power dissipation due to estimated routing (in watts).
Thermal Power (W)–Routing	Routing power depends on placement and routing, which is a function of design complexity. The values shown represent the routing power based on experimentation of more than 100 designs.
Thermal Power (W)–Block	This shows the estimated power consumed by the DSP blocks (in watts). This value is automatically calculated.
Thermal Power (W)–Total	This shows the estimated power (in watts), based on your inputs. It is the total power consumed by the DSP blocks and is equal to the routing power and block power. This value is automatically calculated.
User Comments	Enter any comments. This is an optional entry.

• For more information about the DSP block configurations of the supported device families, refer to the "DSP Blocks", "Variable Precision DSP Blocks", or "Embedded Multipliers" chapter of the respective device handbook.

I/O Worksheet


Each row in the I/O section represents a design module where the I/O pins have the same I/O standard, input termination, current strength or output termination, data rate, clock frequency, output enable static probability, and capacitive load. Enter the following parameters for each design module:

- I/O standard
- Input termination
- Current strength/Output termination
- Slew rate
- Differential output voltage (V_{OD}) setting
- Number of input, output, and bidirectional pins
- I/O data rate
- Clock frequency (f_{MAX}) (in MHz)
- Average pin toggle percentage
- Output enable static probability
- Capacitance of the load

For the EPE spreadsheet version 11.0 and later, Off Chip Power (W) and Power Saving (W) information is added into the I/O worksheet. For more detailed information, links are included in the Report worksheet of the EPE spreadsheet, as shown in "Report Power Savings for Each Functional Block" on page 3–37.

Figure 3-13 shows the I/O worksheet of the PowerPlay EPE spreadsheet .

Figure 3–13. PowerPlay EPE Spreadsheet I/O Section



When using the PowerPlay EPE spreadsheet, it is assumed you are using external termination resistors when you design with I/O standards that recommend termination resistors (SSTL and high-speed transceiver logic [HSTL]). If your design does not use external termination resistors, choose the LVTTL/LVCMOS I/O standard with the same V_{CCIO} and similar current strength as the terminated I/O standard. For example, if you are using the SSTL-2 Class II I/O standard with a 16 mA current strength, you must select **2.5** V as the I/O standard and **16 mA** as the current strength in the PowerPlay EPE spreadsheet.

```
To use on-chip termination (OCT), select the Current Strength/Output option in the EPE spreadsheet.
```


The power reported for the I/O signals includes thermal and external I/O power. The total thermal power is the sum of the thermal power consumed by the device from each power rail, as shown in the Equation 3–3:

Equation 3–3.

thermal power = thermal P_{VCC} + thermal P_{PD} + thermal P_{IO}

Figure 3–14 shows I/O power consumption. The I_{CCIO} power rail includes both the thermal P_{IO} and the external P_{IO} .





The VREF pins consume minimal current (typically less than 10 μ A) and is negligible when compared with the power consumed by the general purpose I/O (GPIO) pins; therefore, the PowerPlay EPE spreadsheet does not include the current for VREF pins in the calculations.

Table 3–8 lists the I/O power rail information in the I/O worksheet of the PowerPlay EPE spreadsheet.

 Table 3–8.
 I/O Power Rail Information

Column Heading	Description
Power Rails	Power supply rails for the I/O pins.
Voltage (V)	The voltage applied to the specified power rail in Volts (V).
Current (A)	The current drawn from the specified power rail in Amps (A).

Table 3–9 lists the value you must specify in the I/O worksheet of the PowerPlay EPE spreadsheet.

 Table 3–9. I/O Module Information
 (Part 1 of 2)

Column Heading	Description
Module	Specify a name for the module in this column. This is an optional value.
	Select the I/O standard used for the input, output, or bidirectional pins in this module from the drop-down list.
I/O Standard	The calculated I/O power varies based on the I/O standard. For I/O standards that recommend termination (SSTL and HSTL), the PowerPlay EPE spreadsheet assumes you are using external termination resistors. If you are not using external termination resistors, choose the LVTTL/LVCMOS I/O standard with the same voltage and current strength as the terminated I/O standard.
	To view all the I/O standards in the drop-down list, use the scroll bar.
Input Termination	Select the input termination (on-chip parallel termination $[R_T \text{ OCT}]$ or on-chip differential termination $[R_D \text{ OCT}]$) setting implemented for the input and bidirectional pins in this module.
Current Strength/ Output Termination	Select the current strength or output termination (on-chip serial termination [R _S OCT]) implemented for the output and bidirectional pins in this module.
	Current strength and output termination are mutually exclusive.
Slew Rate	Select the slew rate setting for the output and bidirectional pins in this module. Using a lower slew rate setting helps to reduce switching noise but may increase delay.
V _{OD} Setting	Select the V_{0D} for the output and bidirectional pins in this module. If you use a lower voltage, it helps to reduce static power.
#Input Pins	Enter the number of input pins used in this module. Consider a differential pin pair as one pin.
#Output Pins	Enter the number of output pins used in this module. Consider a differential pin pair as one pin.
#Bidir Pins	Enter the number of bidirectional pins used in this module. When you enable the output enable signal, the I/O pin is treated as an output. When you disable the output enable signal, the I/O pin is treated as an input.
#DIUIT PINS	An I/O configured as bidirectional but used only as an output consumes more power than an I/O configured as output-only, due to the toggling of the input buffer every time the output buffer toggles (they share a common pin).
	Select either SDR or DDR as the I/O data rate.
Data Rate	This indicates whether the I/O value is updated once (single data rate [SDR]) or twice (double data rate [DDR]) in a clock cycle. If the data rate of the pin is DDR, it is possible to set the data rate to SDR and double the toggle percentage. The Quartus II software uses this method to output information.

Column Heading	Description
Clock Freq (MHz)	Enter the clock frequency (in MHz). This value is limited by the maximum frequency specification for the device family.
	100 MHz with a 12.5% toggle means that each I/O pin toggles 12.5 million times per second (100 \times 12.5%).
	Enter the average percentage of input, output, and bidirectional pins toggling on each clock cycle. For input pins used as clocks, the toggle percentage ranges from 0 to 200% because clocks toggle at twice the frequency.
Toggle %	If the pins use DDR circuitry, you can set the data rate to SDR and double the toggle percentage. The Quartus II software uses this method to output information. Typically, the toggle percentage is 12.5%. To be more conservative, you can use a higher toggle percentage.
	Enter the average percentage of time that the:
	 Output I/O pins are enabled.
	 Bidirectional I/O pins are outputs and enabled.
0E %	During the remaining time the:
	 Output I/O pins are tristated.
	 Bidirectional I/O pins are inputs.
	The value you enter must be a percentage between 0 and 100% .
	Enter the pin loading external to the chip (in pF).
Load (pF)	This only applies to outputs and bidirectional pins. Pin and package capacitance is already included in the I/O model. Therefore, only include the off-chip capacitance in the Load parameter.
	This shows the power dissipation due to estimated routing (in watts).
Thermal Power (W)–Routing	Routing power depends on placement-and-routing information, which is a function of design complexity. The values shown represent the routing power based on experimentation of more than 100 designs.
	For detailed analysis based on your design's routing, use the Quartus II PowerPlay Power Analyzer. This value is automatically calculated.
	This shows the power dissipation due to internal and load toggling of the I/O (in watts).
Thermal Power (W)–Block	For accurate analysis based on your design's exact I/O configuration, use the Quartus II PowerPlay Power Analyzer. This value is automatically calculated.
Thermal Power (W)–Total	This shows the total power dissipation (in watts). The total power dissipation is the sum of the routing and block power. This value is automatically calculated.
Supply Current (A)–I _{CC}	This shows the current drawn from the V_{CC} power rail and powers the internal digital circuitry. This value is automatically calculated.
Supply Current (A)–I _{CCPD}	This shows the current drawn from the V_{CCPD} power rail and powers the pre-drive circuitry. This value is automatically calculated.
Supply Current (A)–I _{CCIO}	This shows the current drawn from the V_{CCIO} power rail. Some of this current may be drawn into off-chip termination resistors. This value is automatically calculated.
User Comments	Enter any comments. This is an optional entry.

 Table 3–9. I/O Module Information
 (Part 2 of 2)

***** For more information about the I/O standard termination scheme of the supported device families, refer to the "I/O Features" chapter of the respective device handbook.

PLL Worksheet

Altera FPGA devices feature PLLs for general use. If you are using dedicated transmitters or receivers and are using an LVDS PLL to implement serialization or deserialization, specify an LVDS PLL and enter the power information in the PLL worksheet.

When a PLL drives source synchronous SERDES hardware, it is referred to as an LVDS PLL. LVDS PLLs drive LVDS clock trees and dynamic phase alignment (DPA) buses at the voltage-controlled oscillator (VCO) frequency. If an LVDS PLL drives the LVDS hardware only, enter the appropriate VCO frequency and specify an output frequency of **0** MHz. If the LVDS PLL also drives a clock to a pin or to the core, specify that clock frequency as the output frequency.

Each row in the PLL worksheet of the PowerPlay EPE spreadsheet represents one or more PLLs in the device. Enter the maximum output frequency and the VCO frequency for each PLL. You must also specify whether each PLL is an LVDS, left/right, or top/bottom PLL.

For the EPE spreadsheet version 11.0 and later, Power Saving (W) information is added into the PLL worksheet. For more detailed information, links are included in the Report worksheet of the EPE spreadsheet, as shown in "Report Power Savings for Each Functional Block" on page 3–37.

Figure 3–15 shows the PLL section of the PowerPlay EPE spreadsheet.

Figure 3–15. PLL Section in the PowerPlay EPE

PLL	Return to	Main					
otal Therm	al Power (W)	0.000					
	ilization	0.0%					
Power S	aving (W)	0.000	more >>				
	ly estimates pow Il parameters in t				and does	not includ	e the power from the PLL clock output networks. Please
Module	PLL Type	# PLL Blocks	# DPA Buses	Output Freq (MHz)	VCO Freq (MHz)	Total Power (W)	User Comments
Module	PLL Type			Freq	Freq	Power	User Comments
Module		Blocks	Buses	Freq (MHz)	Freq (MHz)	Power (W)	User Comments
Module	Left/Right	Blocks 0	Buses N/A	Freq (MHz) 0.0	Freq (MHz) 700.0	Power (W) 0.000	User Comments
Module	Left/Right Left/Right	Blocks 0 0	Buses N/A N/A	Freq (MHz) 0.0 0.0	Freq (MHz) 700.0 700.0	Power (W) 0.000 0.000	User Comments
<i>Module</i>	Left/Right Left/Right Left/Right	Blocks 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Buses N/A N/A N/A	Freq (MHz) 0.0 0.0 0.0 0.0 0.0 0.0	Freq (MHz) 700.0 700.0 700.0 700.0 700.0 700.0	Power (W) 0.000 0.000 0.000	User Comments
<i>Module</i>	Left/Right Left/Right Left/Right Left/Right	Blocks 0 0 0 0 0 0	Buses N/A N/A N/A N/A	Freq (MHz) 0.0 0.0 0.0 0.0 0.0	Freq (MHz) 700.0 700.0 700.0 700.0	Power (W) 0.000 0.000 0.000 0.000	User Comments
<i>Nodule</i>	Left/Right Left/Right Left/Right Left/Right Left/Right	Blocks 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Buses N/A N/A N/A N/A N/A	Freq (MHz) 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	Freq (MHz) 700.0 700.0 700.0 700.0 700.0 700.0	Power (W) 0.000 0.000 0.000 0.000 0.000	User Comments
Module	Left/Right Left/Right Left/Right Left/Right Left/Right Left/Right	Blocks 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Buses N/A N/A N/A N/A N/A N/A	Freq (MHz) 0.0 0.0 0.0 0.0 0.0 0.0 0.0	Freq (MHz) 700.0 700.0 700.0 700.0 700.0 700.0 700.0	Power (W) 0.000 0.000 0.000 0.000 0.000 0.000	User Comments
Nodule	Left/Right Left/Right Left/Right Left/Right Left/Right Left/Right Left/Right	Blocks 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Buses N/A N/A N/A N/A N/A N/A N/A	Freq (MHz) 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	Freq (MHz) 700.0 700.0 700.0 700.0 700.0 700.0 700.0	Power (W) 0.000 0.000 0.000 0.000 0.000 0.000	User Comments

Table 3–10 lists the values that you must specify in the PLL worksheet of the PowerPlay EPE spreadsheet.

Table 3–10. PLL Section Information

Column Heading	Description
Module	Specify a name for the PLL in this column. This is an optional value.
PLL Type	Select whether the PLL is a Left/Right, Top/Bottom, or an LVDS PLL.
# PLL Blocks	Enter the number of PLL blocks with the same specific output frequency and VCO frequency combination.
# DPA Buses	Enter the number of DPA buses in use. DPA is only available for LVDS PLLs.
Output Freq (MHz)	Enter the maximum f_{MAX} value of the PLL (in MHz). The maximum output frequency is reported in the Output Frequency column of the Quartus II Compilation Report. In the Compilation Report , select Fitter and click Resource Section . Select PLL Usage and click Output Frequency .
	If there are multiple clock outputs from the PLL, choose the maximum output frequency listed. The output frequency is the same as the VCO frequency for LVDS PLLs used as part of a SERDES.
VCO Freq (MHz)	Enter the frequency of the VCO in MHz. The VCO frequency is reported in the Nominal VCO frequency row of the Quartus II Compilation report. In the Compilation Report , select Fitter and click Resource Section . Select PLL Summary and click Nominal VCO frequency .
Total Power (W)	Shows the estimated combined power for V_{CCA} and V_{CCD} (in watts), based on the maximum output frequency and the VCO frequency you entered. This value is automatically calculated.
User Comments	Enter any comments. This is an optional entry.

For more information about the PLLs of the supported device families, refer to the "Clock Networks and PLLs" chapter of the respective device handbook.

Clock Worksheet

Altera FPGA devices support global, regional, or periphery clock networks. The PowerPlay EPE spreadsheet does not distinguish between global or regional clocks because the difference in power is not significant.

Each row in the Clock worksheet of the PowerPlay EPE spreadsheet represents a clock network or a separate clock domain. Enter the following parameters for each design module:

- Clock frequency (in MHz)
- Total fanout for each clock network used
- Global clock enable percentage
- Local clock enable percentage

For the EPE spreadsheet version 11.0 and later, Power Saving (W) information is added into the Clock worksheet. For more detailed information, links are included in the Report worksheet of the EPE spreadsheet, as shown in "Report Power Savings for Each Functional Block" on page 3–37.

Figure 3–16 shows the Clock section in the PowerPlay EPE spreadsheet.

Figure 3–16. Clock Section in the PowerPlay EPE Spreadsheet

Clocks	Return	to Main				
Total Therma	l Power (W)	0.000				
Power Sa	ving (W)	0.000	more >>			
Domain	Clock Freq (MHz)	Total Fanout	Global Enable %	Local Enable %	Total Power (W)	User Comments
	0.0	0	100%	50%	0.000	
	0.0	0	100%	50%	0.000	
	0.0	0	100%	50%	0.000	
	0.0	0	100%	50%	0.000	

Table 3–11 lists the values you must specify in the Clock worksheet of the PowerPlay EPE spreadsheet.

 Table 3–11. Clock Section Information (Part 1 of 2)

Column Heading	Description
Domain	Specify a name for the clock network in this column. This is an optional value.
Clock Freq (MHz)	Enter the frequency of the clock domain. This value is limited by the maximum frequency specification for the device family.
Total Fanout	Enter the total number of flipflops and RAM, DSP, and I/O blocks fed by this clock. The number of resources driven by every global clock and regional clock signal is reported in the Fan-out column of the Quartus II Compilation Report. In the Compilation Report , select Fitter and click Resources Section . Select Global and Other Fast Signals and click Fan-out .
Global Enable %	Enter the average percentage of time that the entire clock tree is enabled. Each global clock buffer has an enable signal that you can use to dynamically shut down the entire clock tree.

Column Heading	Description
	Enter the average percentage of time that clock enable is high for destination flipflops.
Local Enable %	Local clock enables for flipflops in ALMs are promoted to LAB-wide signals. When a given flipflop is disabled, the LAB-wide is clock disabled, cutting clock power and the power for down-stream logic. This worksheet models only the impact on clock tree power.
Total Power (W)	This is the total power dissipation due to clock distribution (in watts). This value is automatically calculated.
User Comments	Enter any comments. This is an optional entry.

Table 3–11.	Clock Section	Information	(Part 2 of 2)
-------------	----------------------	-------------	---------------

***** For more information about the clock networks of the supported device families, refer to the "Clock Networks and PLLs" chapter of the respective device handbook.

HSDI Worksheet

The supported device families (refer to "Supported Features" on page 1–2) feature dedicated circuitry that interface with high-speed differential I/O standards. These are dedicated transmitters and receivers that contain SERDES blocks, respectively. The HSDI worksheet of the PowerPlay EPE spreadsheet is divided into receiver and transmitter sections.

The power calculated in the HSDI worksheet of the PowerPlay EPE spreadsheet only applies to the transmitter serializer block or the receiver deserializer block. The transmitter and receiver are implemented using the ALTLVDS megafunction. The I/O buffer power is calculated in the I/O worksheet and the PLL power is calculated in the PLL worksheet.

Each row in the HSDI worksheet of the PowerPlay EPE spreadsheet represents a separate receiver or transmitter domain. Specify the following parameters for transmitter and receiver domains:

- Data rate (in Mbps)
- Number of channels in the transmitter and receiver domains
- Serialization factor in the transmitter domain
- Deserialization factor in the receiver domain
- Toggle percentage of the transmitter and receiver domains

The receiver power is the same whether or not you use the DPA circuitry.

For the EPE spreadsheet version 11.0 and later, Power Saving (W) information is added into the HSDI worksheet. For more detailed information, links are included in the Report worksheet of the EPE spreadsheet, as shown in "Report Power Savings for Each Functional Block" on page 3–37.

Figure 3–17 shows an example of the HSDI worksheet in the PowerPlay EPE spreadsheet.

HSDI	SDI Return to Main					
Total Thermal Power (W) 0.000						
Tx Chann	el Utilization	0.0%				
Rx Chann	el Utilization	0.0%				
Power	Saving (VV)	0.000	more >>			
ease ent Tx Vodule	er the approp Data Rate (Mbps)	riate param # of Channels	eters in the "IO" Serialization Factor	section for I Toggle %	Total Power	nd "PLL" section for PLL power. User Comments
	0	0	7	50.0%	(W) 0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7		0.000	
	0	0	7	50.0% 50.0%	0.000	
	U	U	/	50.0%	0.000	
Rx	Data Rate	# of	Deserialization	Toggle	Total	
Module	(Mbps)	Channels	Factor	%	Power (W)	User Comments
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
	0	0	7	50.0%	0.000	
			7	50.0%	0.000	
	0	0				
		0	7	50.0%	0.000	
	0			50.0% 50.0%	0.000	
	0	0	7			

Figure 3–17. HSDI Worksheet of the PowerPlay EPE Spreadsheet

Table 3–12 lists the values you must specify in the HSDI worksheet of the PowerPlay EPE spreadsheet.

Column Heading	Description
TX/RX Module	Specify a name for the module in this column. This is an optional value.
Data Rate (Mbps)	Enter the maximum data rate in Mbps of the receiver or transmitter module.
# of Channels	Enter the number of receiver and transmitter channels running at the above data rate. This number must be an integer value from 0 to 156 .
Serialization Factor/ Deserialization Factor	Enter the number of parallel data bits for each serial data bit. This number must be an integer value from 1 to 10 .
Toggle %	Enter the average percentage of toggling on each clock cycle. The toggle percentage ranges from 0 to 100% . The default toggle percentage is 50% .
Total Power	This shows the estimated power (in watts) based on the data rate and number of channels you entered. This value is automatically calculated.
User Comments	Enter any comments. This is an optional entry.

For more information about the high-speed differential I/O standards of the supported device families, refer to the "High-Speed Differential I/O Interfaces" chapter of the respective device handbook.

XCVR Worksheet

The supported device families (refer to "Supported Features" on page 1–2) feature dedicated embedded circuitry transceiver channels. This section is only applicable for designs targeting the supported device families.

For Arria V, Cyclone V, and Stratix V devices, the feature that generates the PowerPlay EPE file in the Quartus II software version 10.0 is disabled for transceivers and will be implemented in a future Quartus II software release. You must manually enter this information. The power calculated in this section applies to the transceiver blocks, including the channels used and all circuitry used in the clock control unit (CCU). The transceivers are implemented using the ALTGX megafunction. The I/O buffer power and PLL power for the transceivers are included in this section. Transmitters and receivers assume 100 Ω termination.

Each row in the XCVR worksheet represents a separate transceiver domain. Enter the following parameters for each transceiver domain:

- Number of channels
- Protocol used
- Selected V_{CCA} and V_{CCH_GXB} voltage (for HardCopy IV GX, Stratix IV GX, and Stratix V only)
- Selected V_{CCL_GXB}, V_{CCR}, and V_{CCT} voltage
- Transceiver block operation mode
- Data rate (in Mbps)
- V_{OD} setting
- Pre-emphasis setting
- Adaptive dispersion control engine (ADCE) setting
- Width of the parallel data bus
- For certain modes, you must specify if you use the byte serializer, rate match FIFO setting, and 8B/10B encoder features.

Figure 3–18 shows the XCVR worksheet of the PowerPlay EPE spreadsheet.




Figure 3–18. Power Consumption by the XCVR in the PowerPlay EPE

Table 3–13 lists the parameters that you must specify in the XCVR worksheet of the PowerPlay EPE spreadsheet.

Table 3–13. XCVR Section Information (Part 1 of 2)

Column Heading	Description						
Module	Specify a name for the module in this column. This is an optional value.						
# of Channels	Enter the number of channels used in this transceiver domain. These channels are grouped together in one transceiver block or two adjacent transceiver blocks and clocked by a common PLL. The number of channels allowed in each domain depends on the selected protocol.						
Protocol	Enter the communication protocol or standard these transceivers implement. Choose from the drop-down list.						
V Voltago	Enter the voltage of the V_{CCA} power rail used by the transceiver block.						
V _{CCA} Voltage	This option is available for HardCopy IV GX, Stratix IV GX, and Stratix V devices only.						
	Enter the voltage of the V_{CCH_GXB} power rail used by the transceiver block.						
V _{CCH–GXB} Voltage	This option is available for HardCopy IV GX, Stratix IV GX, and Stratix V devices only.						
$V_{CCL_GXB},V_{CCR},andV_{CCT}$ Voltage	Select the voltage for the $V_{CCL_GXB},V_{CCR},$ and V_{CCT} power rails.						
	Enter the operation mode implemented by the transceiver block. Options include:						
Operation Mode	Receiver and Transmitter						
Operation Mode	Receiver only						
	Transmitter only						
Data Rate (Mbps)	Enter the transceiver data rate (in Mbps).						
V _{OD} Setting	Enter the V _{0D} setting of the gigabit transceiver block (GXB) transmitter channel PMA. It is assumed that the transmitter uses a termination resistance of 100 Ω .						
PLL Sharing	Specify the number of PLLs that are shared by the transceiver channels.						

Column Heading	Description
Pre-Emphasis	Enter the pre-emphasis pre-tap setting used by the transmitter.
Setting-Pre-Tap	To enter this parameter, set the XCVR Page Mode section to detailed.
Pre-Emphasis	Enter the pre-emphasis first post-tap setting used by the transmitter.
Setting–First Post-Tap	To enter this parameter, set the XCVR Page Mode section to detailed.
Pre-Emphasis	Enter the pre-emphasis second post-tap setting used by the transmitter.
Setting–Second Post-Tap	To enter this parameter, set the XCVR Page Mode section to detailed.
ADCE	Enter whether or not the ADCE is turned On or Off .
ADOL	To enter this parameter, set the XCVR Page Mode section to detailed.
Parallel Data Width	Enter the width of the parallel data bus going into each GXB transmitter channel PCS and coming out of each GXB receiver channel PCS.
	To enter this parameter, set the XCVR Page Mode section to detailed.
Byte Serializer Used	Enter whether or not the byte SERDES is used. If the byte serializer is used, the transceiver is in double-width mode. If it is not used, the transceiver is in single-width mode.
	To enter this parameter, set the XCVR Page Mode section to detailed.
Rate Match FIFO Used	Enter whether or not the rate matching FIFO is used.
	To enter this parameter, set the XCVR Page Mode section to detailed.
8B10B Encoder Used	Enter whether or not 8B/10B encoder/decoder is used.
	To enter this parameter, set the XCVR Page Mode section to detailed.
Channel Power (W)	This shows the total power of the GXB transmitter channel PMA and GXB receiver channel PMA blocks for all channels (in watts). This value is automatically calculated.
CCU Power (W)	This shows the total power of the GXB PLLs and control circuitry for all channels (in watts). This value is automatically calculated.
XCVR Power (W)	This shows the sum of the channel power and CCU power (in watts). This value is automatically calculated.
PCS/HIP Power	This shows the total power of the GXB transmitter channel PCS, GXB receiver channel PCS, and PCIe hard IP blocks for all channels (in watts). This value is automatically calculated.
User Comments	Enter any comments. This is an optional entry.

Table 3–13. XCVR Section Information (Part 2 of 2)

• For more information about the transceiver architecture of the supported device families, refer to the "Transceiver Architecture" chapter in the respective device handbook.

HMC Worksheet

The EPE spreadsheet version 11.1 introduces the HMC worksheet. Each row in the HMC worksheet represents a single instance of the HMC interface. Enter the information for HMC instances in different rows, even if some of the HMC instances have the same configuration. Specify the following information for each HMC instance:

- Clock frequency (in MHz)
- DRAM interface width
- Number of command port
- Fabric interface width
- The HMC worksheet is only applicable to Arria V and Cyclone V device families with HMC controllers.

Figure 3–19 shows the HMC worksheet of the PowerPlay EPE spreadsheet.

Figure 3–19. HMC Worksheet of the PowerPlay EPE Spreadsheet

Hard Memory Controller Total Thermal Power (W)		Return to	Main			
		0.000				
HMC Utilization		0.0%				
Module	Clock Freq (MHz)	DRAM Interface Width	Number of Command Port	Fabric Interface Width	Total Power (W)	User Comments
	0.0	8	1	32	0.000	
	0.0	8	1	32	0.000	
	0.0	8	1	32	0.000	
	0.0	8	1	32	0.000	
	0.0	8	4	32	0.000	

Table 3–14 lists the values that you must specify in the HMC worksheet of the PowerPlay EPE spreadsheet.

Table 3–14. HMC Worksheet Information (Part 1 of 2)

Column Heading	Description
Module	Specify a name for the HMC module in this column. This is an optional value.
Clock Freq (MHz)	Enter the clock frequency (in MHz). This value is limited by the maximum frequency specification for the device family.
DRAM Interface Width	Enter the memory interface width used in this module. The memory interface width is the number of DQ pins of the memory device.
Number of Command Port	Enter the number of fabric interface command ports used in this module. The fabric interface command port is configured to accept both read and write commands, write only, or read only.
Fabric Interface Width	Enter the number of fabric interface data ports used in this module. The fabric interface width is the number of data ports that transfer data signals from the FPGA fabric to the HMC and vice versa.

Column Heading	Description	
Total Power (W)	Total power dissipation due to HMC distribution (in watts). This value is automatically calculated.	
User Comments	Enter any comments. This is an optional entry.	

Table 3–14. HMC Worksheet Information (Part 2 of 2)

For more information about the HMCs of the supported device families, refer to the "External Memory Interfaces" chapter of the respective device handbook.

IP Worksheet

The EPE spreadsheet version 11.0 introduces the IP worksheet. The IP worksheet is an IP design entry feature that automatically fills in resource usage of commonly used IP designs easily, automatically allocates appropriate resources for the selected IP and calculates power consumption.

Each row in the IP worksheet represents a separate IP domain. For the EPE spreadsheet version 11.0 and later, supported IP are IPs for external memory interfaces (EMIs), including DDR2 and DDR3, QDR II, and RLDRAM II in different configurations (for example, x9, x18, x36, and x72). Transceiver protocols such as Interlaken, PCI Express [®] (PCIe[®]) Gen3, Gen 2, and Gen1, XAUI, SRIO, SDI, 10GE, 40GE, and 100GE will be supported in the future release of the EPE spreadsheet.

Enter the following parameters for each IP domain:

- Type of IP
- Data width in bits
- Clock frequency (in MHz)
- Enable percentage
- Total power in watts

Figure 3–20 shows an example of the IP worksheet of the PowerPlay EPE spreadsheet.

Figure 3–20. IP Worksheet in the PowerPlay EPE Spreadsheet

IP	Return to Main					
Τα	otal Thermal Power (W)	0.000				
he resources t	hat belong to specific IP ar	e based on the default c	onfigurati	on of Quart	tus II Mega	aWizard.
Module	Ib	Data Width (Bits)	Clock Freq (MHz)	Enable %	Total Power (W)	User Comments
			0.0	50%	0.000	
			0.0	50% 50%	0.000	
			0.0	50%	0.000	
			0.0	50%	0.000	
			0.0	50%	0.000	
			0.0	50% 50%	0.000	
			0.0	50%	0.000	
			0.0	50%	0.000	

Table 3–15 lists the parameters that you must specify in the IP worksheet of the PowerPlay EPE spreadsheet.

 Table 3–15. IP Section Information

Column Heading	Description
Module	Specify a name for the module in this column. This is an optional value.
IP	Select a support IP type for a specific device family. Each device family has different supported IPs. For the latest support, refer to the MegaWizard Plug-In Manager.
Data Width (Bits)	The interface data width of the specific IP (in Bits).
Clock Freq (MHz)	Enter a clock frequency (in MHz). The range allowed is from 0 MHz to 600 Mhz.
Enable %	Enter the percentage of enable for the selected IP. The range allowed is from 0% (off) to 100% (fully enabled).
Total Power (W)	Non-editable field that report the total power consumed by the selected IP of the specific row.
User Comments	Enter any comments. This is an optional entry.

*** For more information, refer to the** Altera's External Memory Interface Solution Center literature page of the Altera website.

Report Worksheet

The Report worksheet shows all the information and power estimation results from the PowerPlay EPE spreadsheet. You can find the power supply recommendations in the Power Supply Current (A) section, which describes all the power supply requirements for the device that your design uses in the Min Current Requirement (A) and the User Mode Current Requirement (A) columns.

Static Power and Dynamic Current per Voltage Rail

For the EPE spreadsheet version 11.0 release and later, the User Mode Current Requirement (A) column reports static power and dynamic current separately for each FPGA voltage rail. This enhancement provides more information about power consumption per voltage rail and you can use this information to change your design and save power.

Figure 3–21 shows an example of the report panel that separates the static current and dynamic current for each voltage rail.

	A	B	C	D	E	F
37	Power Supply Current (A)		Min Current Requirement (A)	Use	er Mode Current Requiren	nent (A)
38				Static Current (A)	Dynamic Current (A)	Total Current (A)
39	Icc (0.90V)		1.000	0.326	0.000	0.326
40	ICCD_PLL (0.90V)		0.005	0.005	0.000	0.005
41	ICCCB (1.50V)		0.009	0.009	0.000	0.009
42	I _{CCA_PLL} (2.50V)		0.005	0.005	0.000	0.005
43	locio		0.004	0.004	0.000	0.004
44	Iccio (1.2V)		N/A	0.000	0.000	0.000
45	Iccio (1.5V)		N/A	0.000	0.000	0.000

Figure 3-21. Separate Static and Dynamic Current in Power Supply Current Section

Report Power Savings for Each Functional Block

For the EPE spreadsheet version 11.0 release and later, the Thermal Power (W) section is enhanced with a Power Saving column that reports power savings from each functional block. The EPE spreadsheet includes some basic power optimization technique during power estimation. This Power Saving field is also shown in the worksheet of each functional block to show the amount of power saved.

Figure 3–22 shows an example of the power savings report for each functional block in the Thermal Power section.

18 Thermal Power (W)	After Power Saving (W)	Before Power Saving (W)	Power Saving (W)
19 Total	0.780	0.854	0.075 (8.76%)
20 Logic	0.026	0.026	0.000 (0.00%)
21 RAM	0.044	0.051	0.008 (15.00%)
22 DSP	0.000	0.000	0.000 (0.00%)
23 I/O	0.212	0.249	0.037 (15.00%)
24 HSDI	0.000	0.000	0.000 (0.00%)
25 PLL	0.009	0.011	0.002 (15.00%)
26 Clocks	0.067	0.078	0.012 (15.00%)
27 Hard Memory Controller (HMC)	0.114	0.114	0.000 (0.00%)
28 XCVR	0.000	0.000	0.000 (0.00%)
29 PCS/HIP	0.000	0.000	0.000 (0.00%)
30 Static	0.307	0.324	0.016 (5.04%)

Figure 3–22. Power Savings Re	nort for Each Functional Block	in the Thermal Power Section
I Iguito o ZZ. I ower ouvings ne		

Power Up Current

In some device families, the power up current can be larger than the dynamic current required in the I/O worksheet. For example, in Stratix III and Stratix IV devices, the V_{CCPD} or I_{CCPD} current value on the I/O worksheet is different than the "ICCPD "current value in the Power Supply Current (A) section in the Main worksheet. The "ICCPD" value is the power up current requirement of the V_{CCPD} power rail. You can find the user mode current requirement in the Report worksheet.

Altera provides the minimum current required for the V_{CCPD} power rail for each voltage supply used, but is not dependent on how many banks use that voltage supply.

To estimate the power up current, use the Report worksheet and compare the minimum current requirement with user mode current requirement. Minimum current requirement can be higher than user mode current requirement in cases where the supply has a specific power up current requirement that goes beyond user mode requirement, such as the V_{CCPD} power rail in Stratix III and Stratix IV devices, and the V_{CCIO} power rail in Stratix IV devices.

Power Breakout for Multiple Voltage Supplies

Beginning from the Quartus II software version 9.0 SP2, the PowerPlay EPE spreadsheet and the PowerPlay Power Analyzer show the minimum current requirements for each voltage supply used in a device. For V_{CCIO}, the minimum current requirement reported for I_{CCIO} has the same value for each voltage rail used in your design. For V_{CCPD}, the minimum current requirement reported for I_{CCPD} has the same value for each voltage rail used in your design.

These values are based on all I/O pins in the device being powered by the same voltage rail, thus the minimum current requirement is repeated for each unique voltage rail used by V_{CCIO} and V_{CCPD} .

To better estimate the minimum current requirements for I_{CCIO} and I_{CCPD} based on your device and design usage, you can use the following equations:

- [(Number of I/O pins powered by V_{CCIO} voltage) / (number of total I/O pins in the device)] × (Minimum supply current) × (1.10)
- [(Number of I/O pins powered by V_{CCPD} voltage) / (number of total I/O pins in the device)] × (Minimum supply current) × (1.10)

Repeat the formula for each V_{CCIO} voltage and V_{CCPD} voltage used in your design. The number of I/O pins powered by V_{CCIO} / V_{CCPD} voltage represents the count of both used and unused I/O pins in I/O banks powered by a particular voltage. The minimum supply current is the value provided in the power estimation tools for I_{CCIO} and I_{CCPD}.

The 1.10 scaling factor is provided as additional guardband and must be included for your power estimation.



4. Factors Affecting the PowerPlay Early Power Estimator Spreadsheet Accuracy

Many factors can affect the estimated values displayed in the PowerPlay EPE spreadsheet. In particular, the input parameters entered concerning toggle rates, airflow, temperature, and heat sinks must be accurate to ensure that the system is modeled correctly in the PowerPlay EPE spreadsheet.

Toggle Rate

The toggle rates specified in the PowerPlay EPE spreadsheet can have a large impact on the dynamic power consumption displayed. To obtain an accurate estimate, you must input toggle rates that are realistic. Determining realistic toggle rates requires that you know what kind of input the FPGA is receiving and how often it toggles.

To get an accurate estimate if the design is not complete, isolate the separate modules in the design by functionality and estimate the resource usage along with the toggle rates of the resources. The easiest way to accomplish this is to leverage previous designs to estimate the toggle rates for modules with similar functionality.

The input data in Figure 4–1 is encoded for data transmission and has a roughly 50% toggle rate.




Figure 4–1. Decoder and Encoder Block Diagram

In this case, you must estimate the following:

- Data toggle rate
- Mod input toggle rate
- Resource estimate for the Decoder module, RAM, Filter, Modulator, and Encoder
- Toggle rate for the Decoder module, RAM, Filter, Modulator, and Encoder

You can generate these estimates in many ways. If you used similar modules in the past with data inputs of roughly the same toggle rate, you can leverage that information. If MATLAB simulations are available for some blocks, you can obtain the toggle rate information. If the HDL is available for some of the modules, you can simulate them.

If the HDL is complete, the best way to determine toggle rate is to simulate the design. The accuracy of toggle rate estimates depends on the accuracy of the input vectors. Therefore, determining whether or not the simulation coverage is high gives you a good estimate of how accurate the toggle rate information is. The Quartus II software can determine toggle rates of each resource used in the design if you provide information from simulation tools. Designs can be simulated in many different tools and the information provided to the Quartus II software through a Signal Activity File (**.saf**). The Quartus II PowerPlay Power Analyzer provides the most accurate power estimate. You can import the Comma-separated Value file (**.csv**) from the Quartus II software into the PowerPlay EPE spreadsheet for estimating power after your design is complete.

Airflow

The PowerPlay EPE spreadsheet allows you to specify the airflow present at the device. This value affects thermal analysis and can significantly affect the power consumed by the device. To obtain an accurate estimate, you must correctly determine the airflow at the FPGA, not the output of the fan providing the airflow.


It is often difficult to place the device adjacent to the fan providing the airflow. The path of the airflow might traverse a length on the board before reaching the device, thus diminishing the actual airflow the device receives. Figure 4–2 shows a fan that is placed at the end of the board. The airflow at the FPGA is weaker than the airflow at the fan.

Figure 4–2. Airflow and FPGA Position

F A N	
	EDGA


You must also consider blocked airflow. Figure 4–3 shows a device blocking the airflow from the FPGA, significantly reducing the airflow seen at the FPGA. The airflow from the fan also has to cool board components and other devices before reaching the FPGA.

Figure 4–3. Airflow with Component and FPGA Positions




If you are using a custom heat sink, you do not need to enter the airflow directly into the PowerPlay EPE spreadsheet but it is required to enter the θ_{SA} value for the heat sink with the knowledge of what the airflow is at the device. Most heat sinks have fins located above the heat sink to facilitate airflow. Figure 4–4 shows the FPGA with a heat sink.

Figure 4-4. Airflow and Heat Sinks



When placing the heat sink on the FPGA, the direction of the fins must correspond with the direction of the airflow. A top view shows the correct orientation of the fins (Figure 4–5).

Figure 4–5. Heat Sink (Top View)




These considerations can influence the airflow at the device. When entering information into the PowerPlay EPE spreadsheet, you have to consider these implications to get an accurate airflow value at the FPGA.

Temperature

To calculate the thermal information of the device correctly, you are required to enter the ambient air temperature for the device in the PowerPlay EPE spreadsheet. Ambient temperature refers to the temperature of the air around the device. The temperature of the air around the device is usually higher than the ambient temperature outside of the system. To get an accurate representation of ambient temperature for the device, you must measure the temperature as close to the device as possible with a thermocouple device. Entering the incorrect ambient air temperature can drastically alter the power estimates in the PowerPlay EPE spreadsheet. Figure 4–6 shows a simple system with the FPGA housed in a box. In this case, the temperature is very different at each of the numbered locations.





For example, location 3 is where the ambient temperature pertaining to the device should be obtained for input into the PowerPlay EPE spreadsheet. Locations 1 and 2 are cooler than location 3 and location 4 is likely close to 25 °C if the ambient temperature outside the box is 25 °C. Temperatures close to devices in a system are often in the neighborhood of 50–60 °C but the values can vary significantly. To obtain accurate power estimates from the PowerPlay EPE spreadsheet, you must get a realistic estimate of the ambient temperature near the FPGA device.

Heat Sink

Equation 4–1 and Equation 4–2 show how to determine power when using a heat sink.

 $P = \frac{T_J - T_A}{\theta_{JA}}$

Equation 4–2. Junction-to-Ambient Thermal Resistance

 $\theta_{JA TOP} = \theta_{JC} + \theta_{CS} + \theta_{SA}$

You can obtain the θ_{JC} value that is specific to the FPGA from the data sheet. The θ_{CS} value refers to the material that binds the heat sink to the FPGA and is approximated to be 0.1 °C/W. You can obtain the θ_{SA} value from the manufacturer of the heat sink. Ensure that you obtain this value for the right conditions for the FPGA which include analyzing the correct heat sink information at the appropriate airflow at the device.

For more information about how to determine heat sink information, refer to *AN 358: Thermal Management for FPGAs*. The information contained in the application note is also applicable to–nm FPGAs.



This chapter provides additional information about this user guide and Altera.

Document Revision History

The following table lists the revision history for this user guide.

Date	Version	Changes
July 2012	7.1	 Updated Table 3–4 and Table 3–5.
June 2012	7.0	 Updated "XCVR Worksheet" section.
		 Updated Figure 3–1.
		 Updated Table 3–13.
January 2012	6.0	 Added "HMC Worksheet" section.
		 Updated "IP Worksheet" section.
		 Updated Figure 3–1, Figure 3–2, Figure 3–21, and Table 3–2.
		 Added Cyclone V device.
August 2011	5.0	Updated for the Quartus II software version 11.0 release to include Arria V devices.
		 Removed PowerPlay EPE spreadsheet version, power model status, and supported feature information to the PowerPlay Early Power Estimators (EPE) and Power Analyzer page of the Altera website.
May 2011	4.0	 Added "PLL Worksheet" section.
		 Updated "Report Worksheet" section.
		 Updated Figure 3–1, Figure 3–9, Figure 3–11, Figure 3–12, Figure 3–13, Figure 3–15, Figure 3–16, and Figure 3–18.
		 Updated for the Quartus II software version 10.0 release.
December 2010	3.0	 Added information about Arria II GZ devices.
		 Updated Table 1–1, Table 1–2, and Table 1–3.
		Updated for the Quartus II software version 10.0 release:
		 Added Stratix V device.
		 Added "Report Worksheet".
July 2010	2.0	 Updated "System Requirements", "Download and Install the PowerPlay Early Power Estimator", "Entering Information into the PowerPlay Early Power Estimator", and "Estimating Power Consumption"
5		 Combining all the worksheets into "PowerPlay Early Power Estimator Worksheets" chapter.
		 Updated Table 1–2, Table 1–3, Table 7–2, and Table 11–1.
		 Updated Figure 3–1.
		 Minor text edits.
January 2010	1.1	Updated Table 1–2 and Table.
November 2009	1.0	Initial release.

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact ⁽¹⁾	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
rechnical training	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Nontechnical support (general)	Email	nacomp@altera.com
(software licensing)	Email	authorization@altera.com

Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \qdesigns directory, D: drive, and chiptrip.gdf file.
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.
	Indicates variables. For example, $n + 1$.
italic type	Variable names are enclosed in angle brackets (< >). For example, <i><file name=""></file></i> and <i><project name="">.pof</project></i> file.
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
"Subheading Title"	Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, "Typographic Conventions."
	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.
Courier type	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).
4	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
	Bullets indicate a list of items when the sequence of the items is not important.
1	The hand points to information that requires special attention.

Visual Cue	Meaning
?	The question mark directs you to a software help system with related information.
	The feet direct you to another document or website with related information.
I ™ I	The multimedia icon directs you to a related multimedia presentation.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.
9	The feedback icon allows you to submit feedback to Altera about the document. Methods for collecting feedback vary as appropriate for each document.