

Early SSN Estimator User Guide for Altera Programmable Devices



101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version:1.0Document Date:© November 2009

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and /or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Chapter 1. Early SSN Estimator

Application of the Tool	
Setting up the Early SSN Estimator	1–1
Global Parameters	
Desired Margin	1–2
Result Mode	1–2
Parameters Specific to the I/O Bank	1–5
Interpreting Early SSN Estimator Results	1–6

Chapter 2. Tutorial: Mixing SSTL and LVTTL in a Single Bank

Step 1: Configure the Global Parameters	
Step 2: Assign I/O Standards to the Corresponding Bank	
Step 3: Interpret the Results	
Step 4: Fixing the Problem	

Additional Information 1

Revision History	Info-1
How to Contact Altera	Info-1
Typographic Conventions	Info-1

1. Early SSN Estimator



Use the early SSN estimator (ESE) to estimate the simultaneous switching noise (SSN) in your designs during the early design phase. This avoids going through extensive pre- and post-layout simulations. The early SSN estimator is a Microsoft Excel-based spreadsheet tool for calculating the worst-case quiet low/quiet high noise seen at the far end of the victim pin induced by multiple aggressors switching simultaneously.

The early SSN calculator assumes typical process, voltage, and temperature (PVT) conditions for the targeted device and the PCB board under development. The spreadsheet requires only basic design-specific information such as the I/O standard, current strength, slew rate, and number of simultaneous switching I/Os.

The early SSN estimator models the SSN generated by inductive crosstalk. Current draw of the switching buffers may create power delivery network (PDN) resonance and cause PDN compression. PDN compression due to resonance is different from the SSN described here. Improving PDN design reduces PDN compression.

The results obtained through the spreadsheet tool are intended only as an estimate of the worst case noise and not as a specification. The actual results observed on your board may vary due to differences between your PCB design and the assumed typical design conditions used by the calculator. For designers who intend to get a very accurate noise estimate based on their specific PCB design, Altera recommends using a post-layout simulation approach, taking into account the various parameters such as board stackup, via breakout, power delivery network design, and trace spacing specific to the design.

This user guide describes how to use the early SSN estimator to estimate the far-end noise induced on the victim pin.

Application of the Tool

The purpose of the tool is to provide a rough estimate on the amount of SSN within the design during the early design phase. This spreadsheet tool is very useful when exploring the various "what-if" scenarios to study the impact on the observed noise seen using different drive strengths, various number of simultaneous switching I/Os, different VCCIO voltage standards, and various I/O settings.

Setting up the Early SSN Estimator

The ESE spreadsheet consists of the following tabs (Figure 1–1):

- **Calculator**—the primary tab where you input the relevant design information to estimate the amount of SSN noise.
- Data Viewer—gives a schematic view of the noise profile of individual I/O standards as a function of the number of I/Os. The Data Viewer tab is independent of the Calculator tab. It only displays the noise profile of the I/O standard that is set in the Data Viewer tab regardless of the I/O standards selected for the various banks in the Calculator tab.

- Release Notes—contains information about the current version of the tool. It also lists the changes from the previous versions of the tool.
- **Signal Integrity Center**—provides a link to information dedicated exclusively to signal integrity on Altera's website (www.altera.com).
- **Reset**—used to clear all the data that is entered into the Calculator tab.

Figure 1–1. Tabs in the ESE Tool

	7.				St	ratix® III Early SSN Estim	ator	/1.0
Calculator	1	Data Viewer	1	Release Notes	t	Signal Integrity Center	Ì	Reset

In the **Calculator** tab, there are two kinds of parameters:

- Global parameters
- Parameters Specific to I/O Bank

Global Parameters

Figure 1–2 shows the global parameters (desired margin and result mode) listed under the **Options** section in the **Calculator** tab. The ESE calculates the far-end noise, assuming a worst-case placement of pins. Worst-case pin placement assumes that aggressor pins are packed as closely as possible to the worst-case victim pin.

Figure 1–2. Defining Global Parameters

N Estimator v1.0	tratix® III Early SSN Estima	S				
Center Reset	Signal Integrity Center	1	Release Notes	1	Data Viewer	Calculator
						ptions
			Mode Voltage	Result I	0.000 volts	

Desired Margin

The desired margin sets the amount of margin that you want to allocate for non-SSN related items. This margin is applicable to all banks that are populated in the **Calculator** tab. By default, the ESE assumes that the entire noise margin is allocated to SSN. You can enter this value in either volts or percentage of noise margin, depending on the setting you chose in the Result Mode parameter.

Result Mode

The ESE can report results in two different formats: volts and percentage margin. The default format is to report both noise and margin in volts. In percentage margin mode, noise is reported as volts but the margin is expressed as a percentage of the total zero-noise margin. When the victim net is driven low, the noise margin is calculated using Equation 1–1. When driven high, Equation 1–2 is used.

Equation 1–1. Victim Net Driven Low

$$V_{\text{IL margin }(K)} = \left\{1 - \left[\frac{(QLN_{(K)} - QL)}{(VIL_{Max}(DC) - QL)}\right]\right\} *100 \text{ where}$$

V_{IL margin (K)} = Signal Margin Low when K aggressors are switching simultaneously

K = Number of I/Os switching simultaneously

QLN (K) = Quiet Low Noise when K aggressors are switching simultaneously

QL = Quiet Low Voltage (No aggressors switching)

```
V<sub>IL Max (DC)</sub> = Receiver Maximum DC Input Low Voltage
```

Equation 1–2. Victim Net Driven High

$$V_{\text{IH margin }(K)} = \left\{1 - \left[\frac{(QH - QHN_{(K)})}{(QH - VIH_{Min(DC)})}\right]\right\} * 100 \text{ where}$$

 $V_{IH margin (K)}$ = Signal Margin High when K aggressors are switching simultaneously

K = Number of I/Os switching simultaneously

 $QHN_{(K)}$ = Quiet High Noise when K aggressors are switching simultaneously

QH = Quiet High Voltage (No aggressors switching)

V_{IH Min (DC)} = Receiver Minimum DC Input High Voltage

Figure 1–3 shows the ESE calculations for Bank1a when five I/Os are switching simultaneously using LVTTL18 8-mA drive strength with a fast slew rate interface. The example goes through the calculation to arrive at the V_{IL}/V_{IH} margin that is being reported by the ESE tool.

Although each Altera device family has its own Early SSN tool, the methodology behind these tools is the same. The following examples use the Stratix III Early SSN tool.

Figure 1–3. V_{IL}/V_{IH} Margin Calculation

ADENA	7		•			Stratix®	D III Early S	SN Estim	ator v1.(D
Calculator	1. 1	Data Viewer	1.	Release No	otes	Si	gnal Integrity	/ Center	R	Reset
Options		_								
Desired Marg		NCCIO	Result Mod		•	OK	VILLE	Throshold	OK	
Desired Marg I/O Bank 1a I/O Standard		nk VCCIO Slew Rate	Result Mod 1.8V # of Outputs or		hreshold Max	OK Vil Margin	VIH 1 Vih Threshold	Threshold Min FPGA Voh	ОК Vih Margin	Pin Limit
/O Bank 1a	Bar Drive		1.8V # of	VIL T	hreshold Max	Vil	Vih	Min FPGA		
I/O Bank 1a	Bar Drive Strength	Slew Rate	1.8V # of Outputs or	VIL T Vil Threshold	hreshold Max FPGA Vol	Vil Margin	Vih Threshold	Min FPGA Voh	Vih Margin	Limit
VO Bank 1a VO Standard	Bar Drive Strength 8 mA	Slew Rate Fast	1.8V # of Outputs or 5	VIL T Vil Threshold 0.630	hreshold Max FPGA Vol 0.084	Vil Margin 86.7%	Vih Threshold 1.170	Min FPGA Voh 1.723	Vih Margin 87.8%	Limit 48

From Figure 1–3 for the victim driven low, the various parameters are as follows:

K = 5 QLN (5) = 0.084 V QL = 0 VIL max (DC) = 0.630 V VIL margin (5) = $\{1 - [(0.084 - 0)/(0.63 - 0)]\}$ * 100 = 86.7%

Similarly, for the victim driven high, the various parameters are as follows:

K = 5 QHN (5) = 1.723 V QH = 1.8 V VIH min (DC) = 1.17 V VIH margin (5) = $\{1 - [(1.8 - 1.723)/(1.8 - 1.17)]\}$ * 100 = 87.8%

Parameters Specific to the I/O Bank

Figure 1–4 shows the ESE parameters for a given bank.

Figure 1–4.	Parameters	Specific to	an I/∩	Rank
Figure 1-4.	Falameters	Specific to	ali 1/U	Dalik

如自然	7.					Stratix	® III Early S	SN Estima	ator v1.	.0
Calculator	1	Data Viewer	1	Release No	otes	S	ignal Integrity	y Center	1 1	Reset
Desired Marg	in 0.100	volts	C Result Mod	de Voltad	10					
			1.8V		hreshold	ОК		Threshold	ОК	
					hreshold Max	OK Vil Margin	Vih	Min FPGA	OK Vih Margin	Pin Limi
/O Bank 1a	Bar Drive	nk VCCIO	1.8V # of	VIL T	hreshold Max	Vil	Vih	Min FPGA	Vih	
/O Bank 1a I/O Standard	Bar Drive Strength	nk VCCIO Slew Rate	1.8V # of Outputs or	VIL T Víl Threshold	hreshold Max FPGA Vol	Vil Margin	Vih Threshold	Min FPGA Voh	Vih Margin	Limi
/O Bank 1a I/O Standard HSTL Class I	Bar Drive Strength 8 mA	nk VCCIO Slew Rate Fast	1.8V # of Outputs or 5	VIL T Vil Threshold 0.800	hreshold Max FPGA Vol 0.343	Vil Margin 0.457	Vih Threshold 1.000	Min FPGA Voh 1.402	Vih Margin 0.402	Limit 48

- Bank VCCIO—All pins in an I/O bank share a common VCCIO voltage. Sharing the VCCIO voltage restricts the combinations of legal I/O standards that can be present within an I/O bank. Selecting a VCCIO voltage automatically populates the I/O standard drop-down box with the set of I/O standards that are supported by the given VCCIO voltage.
- I/O Standard—The calculator supports up to four different I/O standards in a single bank. If the I/O standard you are interested in is not shown in the drop down box, ensure that the bank VCCIO voltage has been set correctly.
- Drive Strength—Altera devices support multiple drive strengths depending on the I/O standard. This drop down menu allows you to select valid values.
- Slew Rate—Altera programmable devices support the control of the output slew-rate that you can configure to balance noise and performance. A faster slew rate provides high-speed transitions for high-performance systems. A slow slew rate helps reduce system noise, but adds a nominal delay to rising and falling edges.
 - The **slew rate control** option is not available for all Altera programmable devices. For example, Stratix II GX devices do not offer the slew rate option.
- Number of Outputs or Bidirectional Pins—The ESE tool models simultaneously switching outputs-induced SSN. Switching inputs are not modeled because the ESE has no information on what device is driving an FPGA input. Enter the number of outputs or bidirectional pins that correspond to your selected I/O standard and drive strength.
- $V_{IL\ (DC)}\ /V_{IH\ (DC)}\ Thresholds$ —The ESE bases its margin estimates on the input thresholds of the receiving device. By default, the $V_{IL\ (DC)}\ and\ V_{IH\ (DC)}\ parameters$ are automatically populated with their I/O standard-specific values when you select an I/O standard. You can manually change the values to any threshold values.

Not all banks shown in the ESE tool are available in all Altera programmable devices. The number of I/O banks available and bank size depends on the device density.

Interpreting Early SSN Estimator Results

The ESE reports four types of results for use in guiding your early I/O design—output low/high voltages, input threshold margins, margin okay indicators, and maximum pin limit—as shown in Figure 1–4.

- Max FPGA V_{OL}—The maximum voltage output low parameter reports the highest voltage that an FPGA pin can output when driving a low value, taking into account SSN-induced noise.
- Min FPGA V_{OH}—The minimum voltage output high parameter reports the lowest voltage that an FPGA pin can output when driving a high value, taking into account SSN-induced noise.
- V_{IL} Margin/V_{IH} Margin—This parameter indicates how much additional noise the output can tolerate before violating the V_{IL (DC)}voltage input low or V_{IH (DC)}voltage input high thresholds at the receiver.
- V_{IL} /V_{IH} Threshold Indicator—These indicators are a quick way to verify if all the I/O standards of a given bank have sufficient margin. If all the checks pass, the indicators are green. If any margin is violated, the indicators are red.
- Pin Limit—The pin limit indicates the maximum number of pins of the corresponding I/O standard that you can use without violating noise margins, assuming that all other I/O standard pin counts are held constant. For an I/O standard, if the number of outputs switching is less than or equal to the pin limit indicated, the V_{IL}/V_{IH} threshold indicators are green.



2. Tutorial: Mixing SSTL and LVTTL in a Single Bank

This tutorial describes how you can add ten 1.8-V LVTTL pins to a bank filled with ten 1.8-V SSTL Class I 12 mA and ten 1.8-V SSTL Class II 16 mA drivers. In this tutorial you are targeting a voltage margin of 225 mV to account for other non-SSN related items. Use the ESE to determine if you might have problems.

Step 1: Configure the Global Parameters

- 1. Configure result mode to display the results in Voltage.
- 2. Enter a desired margin of 0.225 volts, as shown in Figure 2–1.

Figure 2–1. Global Parameters Configuration

Calculator Data Viewer Release Notes Signal Integrity Center	
	Reset
ions	

Step 2: Assign I/O Standards to the Corresponding Bank

- 1. Set the I/O Bank 1a VCCIO to 1.8 V.
- 2. Select the I/O Standard SSTL Class I in row one.
- 3. Select a drive strength of **12 mA**.
- 4. Select **Fast** slew rate.

Not all Altera device families have the **slew rate control** option.

- 5. Enter **10** as the number of output pins.
- 6. Select the I/O Standard SSTL Class II in row two.
- 7. Select a drive strength of 16 mA.
- 8. Select Fast slew rate.

Not all Altera device families have the **slew rate control** option.

- 9. Enter **10** as the number of output pins.
- 10. Select the I/O standard LVTTL in row three.
- 11. Select a drive strength of **12 mA**.
- 12. Select **Fast** slew rate.

Not all Altera device families have the **slew rate control** option.

13. Enter 10 as the number of output pins, as shown in Figure 2–2.

APES	7.					Stratix®	III Early S	SN Estim	ator v1.0	
Calculator	1	Data Viewer	1	Release No	otes	Sig	inal Integrity	/ Center	R	eset
Options										
Desired Marg	in 0.225	volts	Result Mod	de Voltag	e					
/O Bank 1a		nk VCCIO	1.8V		hreshold	OK	VIH 1	Threshold	ERROR	
/O Bank 1a I/O Standard		nk VCCIO Slew Rate	1		hreshold Max	OK Vil Margin	VIH 1 Vih Threshold	Min FPGA	ERROR Vih Margin	Pin Limit
	Bar Drive		1.8V # of	VIL T	hreshold Max	Vil	Vih	Min FPGA	Vih	2 2 2 2
I/O Standard	Bar Drive Strength	Slew Rate	1.8V # of Outputs or	VIL TI Vil Threshold	hreshold Max FPGA Vol	Vil Margin	Vih Threshold	Min FPGA Voh	Vih Margin	Limit
SSTL Class I	Bar Drive Strength 12 mA	Slew Rate Fast	1.8V # of Outputs or 10	VIL TI Vil Threshold 0.775	hreshold Max FPGA Vol 0.410	Vil Margin 0.365	Vih Threshold 1.025	Min FPGA Voh 1.327	Vih Margin 0.302	Limit 8

Figure 2–2. Local Parameters Assignment

Step 3: Interpret the Results

- The V_{IH} threshold indicator is red, indicating that a margin has been violated.
- The V_{IH} margin for SSTL Class II is 0.222 V (less than the 0.225 V that you want for your design). This is highlighted in red to indicate that it is lower than the desired margin.
- The pin limit for SSTL Class II is seven pins. This means that if the number of outputs for SSTL Class II is reduced to seven, the margin will no longer be violated.
- The pin limit for LVTTL is eight pins. This means that only eight LVTTL pins can be safely combined with ten SSTL Class I and ten SSTL Class II pins under the entered drive strengths and slew rate for the given desired margin of 0.225 V that you set.

Step 4: Fixing the Problem

There are multiple approaches to fix the issue.

First Approach

Reduce the amount of margin that you want to allocate for non-SSN-related items from 225 mV to 200 mV, as shown in Figure 2–3.

The pin limit for LVTTL increased from 8 to 22, thereby allowing you to implement your design with ten SSTL Class I I/Os and ten SSTL Class II I/Os, along with ten LVTTL output pins.

Figure 2–3. First Approach

例旧物	7.					Stratix®	III Early S	SN Estim	ator v1.0)
Calculator	1	Data Viewer	1	Release No	otes	į Sig	gnal Integrity	/ Center	R	eset
Desired Marg	in 0.200	volts	Result Mo	voltac	ne l					
			1.8V		hreshold	OK	VIH 1	hreshold	OK	1
					hreshold Max	OK Vil Margin	VIH 1 Vih Threshold	Min FPGA	OK Vih Margin	Pin Limit
/O Bank 1a	Ban Drive	k VCCIO	1.8V # of	VIL T	hreshold Max	Vil	Vih	Min FPGA	Vih	
/O Bank 1a I/O Standard	Ban Drive Strength	k VCCIO Slew Rate	1.8V # of Outputs or	VIL T Vil Threshold	hreshold Max FPGA Vol	Vil Margin	Vih Threshold	Min FPGA Voh	Vih Margin	Limit
/O Bank 1a I/O Standard SSTL Class I	Ban Drive Strength 12 mA	k VCCIO Slew Rate Fast	1.8V # of Outputs or 10	VIL T Vil Threshold 0.775	hreshold Max FPGA Vol 0.410	Vil Margin 0.365	Vih Threshold 1.025	Min FPGA Voh 1.327	Vih Margin 0.302	Limit 37

Second Approach

If the timing margin allows, reduce the current drive strength for the SSTL Class I buffers from 12 mA to 8 mA, keeping the desired voltage margin at 225 mV for non-SSN-related items, as shown in Figure 2–4.

This decrease in drive strength reduces the SSN sufficiently to allow you to implement your design with ten SSTL Class I and ten SSTL Class II I/Os, along with ten LVTTL I/Os with sufficient margin.

Figure 2–4.	econd Approach
-------------	----------------

	T^{\bullet}					Suduxe	III Early S	ISIN ESUIN	ator vi.u	
Calculator	1 1	Data Viewer	1	Release No	otes	Sią	gnal Integrity	y Center	R	eset
Desired Marg	in 0.225	volts	Result Mod	de Voltag	ge					
/O Bank 1a	Ban	k VCCIO	1.8V	VIL T	hreshold	OK	VIH	Threshold	OK	1
I/O Bank 1a	Ban Drive Strength	k VCCIO Slew Rate	1.8V # of Outputs or	VIL T Vil Threshold	Мах	OK Vil Margin	VIH 1 Vih Threshold	Min FPGA	OK Vih Margin	
	Drive		# of	Vil	Мах	Vil	Vih	Min FPGA	Vih	Pin Limi 48
I/O Standard	Drive Strength	Slew Rate	# of Outputs or	Vil Threshold	Max FPGA Vol	Vil Margin	Vih Threshold	Min FPGA Voh	Vih Margin	Limi
I/O Standard SSTL Class I	Drive Strength 8 mA	Slew Rate Fast	# of Outputs or 10	Vil Threshold 0.775	Max FPGA Vol 0.460	Vil Margin 0.315	Vih Threshold 1.025	Min FPGA Voh 1.315	Vih Margin 0.290	Limi 48

Third Approach

If the design allows, change the slew rate control SSTL Class I I/O to medium-fast, keeping the desired voltage margin at 225 mV for non-SSN related items, as shown in Figure 2–5.

Changing the slew rate setting from fast to medium-fast reduces the SSN sufficiently to allow you to implement your design with ten SSTL Class I and ten SSTL Class II I/Os, along with ten LVTTL I/Os with sufficient margin.



Not all Altera device families have slew rate control option.

APPEN	7.					Stratix®	D III Early S	SN Estima	ator v1.0)
Calculator	1	Data Viewer	1	Release No	otes	Sig	gnal Integrity	Center	R	eset
Options Desired Marg	in 0.225	volts	Result Mo	de Voltad						
I/O Bank 1a		k VCCIO	1.8V		hreshold	OK	VIH T	hreshold	OK	
					hreshold Max	OK Vil Margin		Min FPGA	OK Vih Margin	Pin Limit
I/O Bank 1a	Ban Drive	ik VCCIO	1.8V # of	VIL T	hreshold Max	Vil	Vih	Min FPGA	Vih	
I/O Bank 1a	Ban Drive Strength	k VCCIO Slew Rate	1.8V # of Outputs or	VIL T Vil Threshold	hreshold Max FPGA Vol	Vil Margin	Vih Threshold	Min FPGA Voh	Vih Margin	Limit
I/O Bank 1a I/O Standard SSTL Class I	Ban Drive Strength 12 mA	k VCCIO Slew Rate Med-Fast	1.8V # of Outputs or 10	VIL T Vil Threshold 0.775	hreshold Max FPGA Vol 0.391	Vil Margin 0.384	Vih Threshold 1.025	Min FPGA Voh 1.350	Vih Margin 0.325	Limit 48

Figure 2-5. Third Approach



Revision History

The following table shows the revision history for this user guide.

Date	Version	Changes Made
November 2009	1.0	Initial release.

How to Contact Altera

For the most up-to-date information about Altera® products, see the following table.

Contact <i>(Note 1)</i>	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Altera literature services	Email	literature@altera.com
Non-technical support (General)	Email	nacomp@altera.com
(Software Licensing)	Email	authorization@altera.com

Note:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions that this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Let- ters	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: Save As dialog box.
bold type	External timing parameters, directory names, project names, disk drive names, file names, file name extensions, and software utility names are shown in bold type. Examples: f _{MAX} , \ qdesigns directory, d: drive, chiptrip.gdf file.
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: <i>AN 75: High-Speed Board Design</i> .
Italic type	Internal timing parameters and variables are shown in italic type.
	Examples: t _{PIA} , n + 1.
	Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <i><file i="" name<="">>, <i><project i="" name<="">>.pof file.</project></i></file></i>
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.

Visual Cue	Meaning
"Subheading Title"	References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."
Courier type	Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn.
	Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDE-SIGN), as well as logic function names (e.g., TRI) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is impor- tant, such as the steps listed in a procedure.
	Bullets are used in a list of items when the sequence of the items is not important.
\checkmark	The checkmark indicates a procedure that consists of one step only.
IP	The hand points to information that requires special attention.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or the user's work.
WARNING	A warning calls attention to a condition or possible situation that can cause injury to the user.
4	The angled arrow indicates you should press the Enter key.
	The feet direct you to more information on a particular topic.