

Device-Specific Power Delivery Network (PDN) Tool User Guide



101 Innovation Drive San Jose, CA 95134 www.altera.com

Document Version: Document Date: July 2009

1.0

Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products are any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Chapter 1. User Guide for the Device-Specific Power Delivery Network (PDN) Tool
Introduction	-
Application of the Tool	
PDN Decoupling Methodology Review	
PDN Circuit Topology	
Major Tabs of the PDN Tool	
BGA Via	
Plane Cap	
Cap Mount	
X2Y Mount	
Library	
Decap Selection	
BOM	
Design PCB Decoupling Using the PDN Tool	
Pre-Layout Instructions	
Derive Decoupling in a Single-Rail Scenario	
Derive Decoupling in the Power-Sharing Scenarios	
Summary	
Document Revision History	
How to Contact Altera	
Typographic Conventions	



1. User Guide for the Device-Specific Power Delivery Network (PDN) Tool

Introduction

PCB designers must estimate the number, value, and type of decoupling capacitors needed to develop an efficient PCB decoupling strategy during the early design phase, without going through extensive pre-layout simulations. Altera's Power Delivery Network (PDN) tool provides these critical pieces of information.

Because all device-specific PDN tools have a similar user interface, this document serves as the user guide to all Altera[®] device-specific PDN tools. The device family being supported by the tool is shown on the top-right corner of the major tabs of the tool.

• For more information about Altera's general purpose PDN tool with no device support, refer to the *Power Delivery Network (PDN) Tool User Guide*.

The PDN tool is a Microsoft Excel-based spreadsheet tool used to calculate an impedance profile based on user inputs. For a given power supply, the spreadsheet requires only basic design information, such as the board stackup, transient current information, and ripple specifications to calculate the impedance profile and the optimum number of capacitors to meet the desired impedance target (Z_{TARGET}). The tool also provides device- and power rail-specific PCB decoupling cut-off frequency ($F_{EFFECTIVE}$). The results obtained through the spreadsheet tool are intended only as a preliminary estimate and not as a specification. For an accurate impedance profile, Altera recommends a post-layout simulation approach using any of the available EDA tools, such as Sigrity PowerSI, Ansoft SIWave, Cadence Allegro PCB PI, etc.

Application of the Tool

The purpose of the PDN tool is to help the design of a robust power delivery network for the device in the targeted device family by determining an optimum number, type, and value of decoupling capacitors needed for selected device/power rail to meet the desired Z_{TARGET} up to $F_{EFFECTIVE}$. This spreadsheet tool is useful for exploring the various what-if scenarios during the early design phase, without extensive and time consuming pre-layout analysis.

PDN Decoupling Methodology Review

This section describes general PCB decoupling methodology and explains in detail the two parameters (Z_{TARGET} and $F_{\text{EFFECTIVE}}$) provided by the PDN tool for guiding PCB decoupling design.

PDN Circuit Topology

The PDN tool is based on a lumped equivalent model representation of the power delivery network topology. Figure 1–1 shows a schematic representation of the circuit topology, modeled as part of the tool. The PDN impedance profile is the impedance-over-frequency looking from the device side.

Figure 1–1. PDN Topology



For first order analysis, the voltage regulator module (VRM) can be simply modeled as a series connected resistor and inductor, as shown in Figure 1–1. At low frequencies, up to approximately 50 KHz, the VRM has a very low impedance and is capable of responding to the instantaneous current requirements of the FPGA. The equivalent series resistance (ESR) and equivalent series inductance (ESL) values can be obtained from the VRM manufacturer. At higher frequency, the VRM impedance is primarily inductive, making it incapable of meeting the transient current requirement.

PCB decoupling capacitors are used for reducing the PDN impedance up to tens of MHz. The on-board discrete decoupling capacitors provides the required low impedance depending on the capacitor intrinsic parasitics (R_{cN} , C_{cN} , L_{cN}) and the capacitor mounting inductance (L_{mntN}). The inter-planar capacitance between the power-ground planes typically has lower inductance than the discrete decoupling capacitor network, making it more effective at higher frequencies (tens of MHz). As frequency increases (tens of MHz and above), the PCB decoupling capacitors become less effective. The limitation comes from the parasitic inductance seen with respect to the FPGA, which consists of capacitor mounting inductance, PCB spreading inductance, ball grid array (BGA) via inductance, and packaging parasitic inductance. All these parasitics are modeled in this PDN tool to capture the effect of the PCB decoupling capacitors accurately. To simplify the circuit topology, all parasitics are represented with lumped inductors and resistors despite the distributed nature of PCB spreading inductance.

Ztarget

According to Ohm's law, voltage drop across a circuit is proportional to the current flow through the circuit and impedance of the circuit. The transient component of PDN current gives rise to voltage fluctuation within the PDN, which may lead to logic and timing issues. You can reduce excessive voltage fluctuation by reducing PDN impedance. One design guide line is target impedance Z_{TARGET} .

 Z_{target} is defined using the maximum allowable voltage ripple and transient current and is calculated as follows:





For example, to reliably decouple a 3.3-volt power rail that allows 5% of AC ripple and a maximum 2 A current draw, 50% of which is transient current, the desired target impedance is:

Equation 1-2.

$$Z_{TARGET} = \left[\frac{(3.3)(0.05)}{2 \times 0.5}\right] = 0.165\Omega$$

To accurately calculate the Z_{target} for any power rail, the following information must be known:

- The maximum transient current requirements for all devices in the system that are powered by the power rail under consideration. You can obtain this information from manufacturers of the respective devices. You can calculate the maximum transient current of a device using the maximum total current and the transient current percentage.
 - The percentage of transient current is signal-pattern dependent. It changes as the output signal pattern varies for drivers using the power rail. You need to choose the value that represents the worst-case scenario of the power rail. For information about recommended settings, refer to the table in the Introduction tab of the PDN tool. Table 1–1 on page 1–4 is from the PDN tool for a Stratix IV GX device. It lists the Stratix IV GX default power supply voltage, the recommended settings of the transient current percentage, and the allowable voltage ripple for power rails.
 - You can obtain accurate estimations on the maximum total current for Altera devices using the Altera PowerPlay Early Power Estimator (EPE) tool or the Quartus II PowerPlay Power Analyzer tools. You can download the EPE tool for your target Altera device from the PowerPlay Early Power Estimator (EPE) and Power Analyzer.
- The maximum allowable AC ripple on the power rail as a percentage of the supply voltage. The maximum allowable AC ripple varies for different power rails. For information about the recommended maximum allowable AC ripple for power rails, refer to the table in the Introduction tab of the PDN tool. Table 1–1 on page 1–4 shows ripple information for the power rails of Stratix IV GX device.

Rail Name	Voltage (V)	Allowable Ripple Percentage (±)	Transient Current Percentage (%)	Notes
VCC	0.9 V	5%	50%	Core
VCCIO	1.2 V - 3.0 V	5%	50%	I/O Bank
VCCPD	2.5 V	5%	50%	I/O Pre-Drivers
VCCA_PLL	2.5 V	3%	20%	PLL (Analog)
VCCD_PLL	0.9 V	3%	20%	PLL (Digital)
VCC_CLKIN	2.5 V	5%	50%	Diff Clock Input
VCCR	1.1 V	3%	30%	XCVR RX (Analog)
VCCT	1.1 V	3%	30%	XCVR TX (Analog)
VCCA	3.0 V	5%	10%	XCVR High Voltage Power
VCCH_GXB	1.5 V	3%	10%	XCVR I/O Buffer Block
VCCL_GXB	1.1 V	3%	20%	XCVR Clock Block
VCCHIP	0.9 V	5%	50%	PCIE Hard IP (Digital)
VCCPT	1.5 V	3%	20%	Programmable Power Tech
VCCAUX	2.5 V	3%	20%	Programmable Power Tech Aux

 Table 1–1.
 Settings for the Stratix IV GX Device Power Rails
 (Note 1)

Note to Table 1-1:

(1) For more information about power rail functions, refer to the pin connection quidelines for the selected device family.

FEFFECTIVE

As shown in Figure 1–1 on page 1–2, a capacitor reduces PDN impedance by providing a least-impedance route between power and ground. Impedance of a capacitor at high frequency is determined by its parasitics (ESL and ESR). For a PCB-mount capacitor, the parasitics include not only the parasitic from the capacitors themselves but also the parasitics associated with mounting, PCB spreading, and packaging. Therefore, PCB capacitor parasitics are generally higher than those of on-package decoupling capacitor and on-die-capacitance. Decoupling using PCB capacitors becomes ineffective at high frequency. Using PCB capacitors for PDN decoupling beyond their effective frequency range brings little improvement to PDN performance and raises the bill of materials (BOM) cost.

To help reduce over-design of PCB decoupling, this release of the PDN tool provides a suggested PCB decoupling design cut-off frequency ($F_{EFFECTIVE}$) as another guideline. It is calculated using the PCB, package, and die parasitics. You only need to design PCB decoupling that keeps Z_{EFF} under Z_{TARGET} up to $F_{EFFECTIVE}$.

Major Tabs of the PDN Tool

Figure 1–2 shows the tabs of the PDN tool spreadsheet. Table 1–2 describes the PDN tool tabs.

Figure 1–2. Tabs in the PDN Tool

60											
14 • •	► Release_Notes /	Introduction) Decap	Selection /	(Library)	(BGA_Via / Plar	ne_Cap / Ca	ap_Mount / X	2Y_Mount / BON	1/	
Ready											

Tab	Description
Release Notes	This tab provides the legal disclaimers, the revision history of the tool, and the user agreement.
Introduction	This tab shows the schematic representation of the circuit that is modeled as part of the PDN tool. The tab also provides related information, such as a quick start instruction, recommended settings for some power rails and a brief description of decoupling design procedures under different power supply connection schemes.
Decap Selection	This tab provides an interface to input the various parameters and observe the resultant impedance profile. This is the main user interface to the tool.
Library	This tab points to various libraries (capacitor, dielectric materials, and so on) that are called by other tabs. You can change the default values listed as part of these libraries.
BGA Via	This tab provides an interface to calculate the BGA mounting inductance based on design-specific via parameters and the number of vias.
Plane Cap	This tab provides an interface to calculate the plane capacitance based on design-specific parameters.
Cap Mount	This tab provides an interface to input design-specific parameters for calculating the capacitor mounting inductance for two different capacitor orientations (Via on Side [VOS] and Via on End [VOE]).
X2Y Mount	This tab provides an interface to input design-specific parameters for calculating the capacitor mounting inductance for X2Y type capacitors.
BOM	This tab provides a summary of the final capacitor count needed to meet the target impedance.

You can input design-specific information in the various tabs to arrive at a very accurate PDN profile for a given power supply. The following sections describe the major tabs for the tool.

BGA Via

The **BGA Via** tab calculates the vertical via loop inductance under the BGA pin field. Figure 1–3 is a snapshot taken from the tool.

Figure 1–3. BGA Via Tab



You enter the layout-specific information, such as the via drill diameters, via length, via pitch, and the number of power/ground via pairs under the BGA. The tool calculates the effective via loop inductance and resistance value. You can save the change made to the tab, restore the changes, and restore the tab back to the default settings.

Plane Cap

The **Plane Cap** tab calculates the distributed plane capacitance in microfarads (μ F) that is developed between the power/ground planes based on the parallel plate capacitor equation. Figure 1–4 shows the **Plane Cap** tab.





You enter the design specific information, such as plane dimensions, plane configuration, and dielectric material used. The tool calculates a plane capacitance value. You can save custom values, restore custom values, and restore the default settings.

Cap Mount

The **Cap Mount** tab, shown in Figure 1–5, calculates the capacitor mounting inductance seen by the decoupling capacitor.





The capacitor mounting calculation is based on the assumption that the decoupling capacitor is a two-terminal device. The capacitor mounting calculation is applicable to any two-terminal capacitor with the following footprints: 0201, 0402, 0603, 0805, and 1206. You enter all the information relevant to your layout and the tool provides a mounting inductance for a capacitor mounted on either the top or bottom layer of the board. Depending on the layout, you can choose between VOE (Via on End) or VOS (Via on Side) to achieve an accurate capacitor mounting inductance value.

If you plan to use a footprint capacitor other than a regular two-terminal capacitor or X2Y capacitor for decoupling, you can skip the **Cap Mount** tab and directly enter the capacitor parasitics and capacitor mounting inductance in the **Library** tab (under the **Custom** field in the **Decoupling Cap** section of the library). As with the other tabs, you can save the changes made to the tab, restore the changes, and restore the tab back to the default settings.

X2Y Mount

The **X2Y Mount** tab, shown in Figure 1–6, calculates the capacitor mounting inductance seen by the X2Y decoupling capacitor.

Figure 1–6. X2Y Mount Tab



You enter all the information relevant to your layout and the tool provides a mounting inductance for a X2Y capacitor mounted on either the top or bottom layer of the board. As with the other tabs, you can save the changes made to the tab, restore the changes, and restore the tab back to the default settings.

Library

The **Library** tab stores all the device parameters that are referred to in the other tabs. Figure 1–7shows the **Library** tab.

Figure 1–7. Library Tab

Library	l i							Save Custor	n	Restore C	ustom	Restor	re Default
	02	01	0.4	02	00	03	_	0905	12	20		Custom	
Decoupling Cap (µ	ESB (0)	ESI (6H)	ESB (0)	ESI (6H)	ESB (0)	ESI (6H)	ESB (0)	ESI (6H)	ESB (0)	ESI (6H)	ESB (0)	ESI (nH)	mot (oH
0.001	0 101	0.300	0.161	0.400	0.261	0.500	0.276	0.600	0.415	1000	0.001	0.300	1000
0.0022	0.100	0.300	0.115	0.400	0.186	0.500	0.179	0.000	0.269	1.000	0.001	0.300	1.000
0.0047	0.072	0.300	0.083	0.400	0.134	0.500	0.118	0.600	0.177	1.000	0.001	0.300	1.000
0.01	0.052	0.300	0.060	0.400	0.097	0.500	0.078	0.600	0.117	1.000	0.001	0.300	1.000
0.022	0.039	0.300	0.043	0.400	0.069	0.500	0.051	0.600	0.076	1.000	0.001	0.300	1.000
0.047	0.036	0.300	0.038	0.400	0.050	0.500	0.033	0.600	0.050	1.000	0.001	0.300	1.000
0.1	0.026	0.300	0.028	0.400	0.036	0.500	0.022	0.600	0.033	1.000	0.001	0.300	1.000
0.22	0.018	0.300	0.020	0.400	0.026	0.500	0.014	0.600	0.021	1.000	0.001	0.300	1.000
0.47	0.014	0.300	0.016	0.400	0.023	0.500	0.009	0.600	0.014	1.000	0.001	0.300	1.000
1	0.010	0.300	0.012	0.400	0.017	0.500	0.007	0.600	0.009	1.000	0.001	0.300	1.000
2.2	0.008	0.300	0.009	0.400	0.012	0.500	0.006	0.600	0.006	1.000	0.001	0.300	1.000
4.7	0.006	0.300	0.007	0.400	0.008	0.500	0.004	0.600	0.005	1.000	0.001	0.300	1.000
User1	0.001	0.300	0.002	0.400	0.003	0.500	0.004	0.600	0.005	1.000	0.001	0.300	1.000
User2	0.001	0.300	0.002	0.400	0.003	0.500	0.004	0.600	0.005	1.000	0.001	0.300	1.000
User3	0.001	0.300	0.002	0.400	0.003	0.500	0.004	0.600	0.005	1.000	0.001	0.300	1.000
User4	0.001	0.300	0.002	0.400	0.003	0.500	0.004	0.600	0.005	1.000	0.001	0.300	1.000
													-
Pulk Cas (cE)		Bulk			Custom			BGA Via	E Plane		Custom	1	
вик сар (рг)	- ESR (Ω)	ESL (nH)	.mnt (nH	ESR (Ω)	ESL (nH)	.mnt (nH)	Ca	р	ESR (Ω)	ESL (nH)	C (uF)	
10	0.190	2.200	1.500	0.030	2.300	1.700		BGA Via		0.0004	0.018	N/A	
22	0.147	2.200	1.500	0.030	2.300	1.700		Plane Cap		0.015	NłA	0.015	
47	0.140	2.200	1.500	0.030	2.300	1.700							•
100	0.060	2.300	1.600	0.030	2.300	1,700							
220	0.056	2.300	1.600	0.030	2.300	1.700							
330	0.049	2.300	1.700	0.030	2.300	1.700							
470	0.049	2.300	1.700	0.030	2.300	1.700							
llcor5	0.000				0.000								
OBEIV	0.030	2.300	1.700	0.030	2.300	1.700							
User6	0.030	2.300	1.700	0.030	2.300	1.700 1.700							
User6	0.030	2.300	1.700	0.030	2.300	1.700		0005	40	00			
User6	0.030 0.030 ESR (Ω)	2.300 2.300 ESL (nH)	1.700	0.030	2.300	1.700 1.700 03		0805	12	06	12	210	J
User6 ¥RM Ignore	0.030 0.030 ESR (0) 1.0E+50	2.300 2.300 ESL (nH) 1.0E+50	1.700	0.030 0.030 X2Y Caps	2.300 2.300 06 ESR (Ω)	1.700 1.700 03 ESL (nH)	ESR (Q)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	Į
Vser6 VRM Ignore Linear	0.030 0.030 ESR (Ω) 1.0E+50 0.001	2.300 2.300 ESL (nH) 1.0E+50 10.00	1.700	0.030 0.030 X2Y Cap: 0.001	2.300 2.300 06 ESR (Ω) 0.095	1.700 1.700 03 ESL (nH) 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
VSer6 VRM Ignore Linear Switcher	0.030 0.030 ESR (Q) 1.0E+50 0.001 0.001	2.300 2.300 ESL (nH) 1.0E+50 10.00 20.00	1.700	0.030 0.030 X2Y Caps 0.001 0.0022	2:300 2:300 06 ESR (Ω) 0.095 0.064	1.700 1.700 03 ESL (nH) 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
VSer6 VBM Ignore Linear Switcher Custom	0.030 0.030 ESR (Ω) 1.0E+50 0.001 0.001 0.001	2.300 2.300 ESL (nH) 1.0E+50 10.00 20.00 30.00	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047	2:300 2:300 ESR (Ω) 0:095 0:064 0:041	1.700 1.700 03 ESL (nH) 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
User6 VRM Ignore Linear Switcher Custom	0.030 0.030 ESR (Q) 1.0E+50 0.001 0.001 0.001	2.300 2.300 ESL (nH) 1.0E+50 10.00 20.00 30.00	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01	2,300 2,300 06 ESR (Ω) 0.095 0.064 0.041 0.030	1.700 1.700 03 ESL (nH) 0.056 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
VBM Jgnore Jgnore Switcher Custom Spreading R and L	0.030 0.030 ESR (Ω) 1.0E+50 0.001 0.001 0.001 Rs (Ω)	2.300 2.300 ESL (nH) 1.0E+50 10.00 20.00 30.00 Ls (nH)	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022	2:300 2:300 ESR (Ω) 0.095 0.064 0.041 0.030 0.020	1.700 1.700 03 ESL (nH) 0.056 0.056 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
User6 VRM Ignore Linear Switcher Custom Spreading R and L Ignore	0.030 0.030 ESR (Ω) 1.0E-50 0.001 0.001 0.001 Rs (Ω) 0	2.300 2.300 1.0E+50 10.00 20.00 30.00 Ls (nH) 0	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.047	2:300 2:300 ESR (Ω) 0.095 0.064 0.041 0.030 0.020 0.017 0.017	1.700 1.700 03 ESL (nH) 0.056 0.056 0.056 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
VRM Ignore Linear Switcher Custom Spreading R and L Ignore Low	0.030 0.030 ESR (Ω) 1.0E+50 0.001 0.001 0.001 Rs (Ω) 0 0.0005	2.300 2.300 1.0E+50 10.00 20.00 30.00 Ls (nH) 0 0.015	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1	2.300 2.300 ESR (Ω) 0.095 0.064 0.041 0.030 0.020 0.017 0.010	1.700 1.700 03 ESL (nH) 0.056 0.056 0.056 0.056 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (0)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
YRM Ignore Linear Switcher Custom Spreading R and L Ignore Low Medium	0.030 0.030 ESR (0) 1.0E+50 0.001 0.001 0.001 Rs (0) 0 0.0005 0.0005	2.300 2.300 1.0E+50 10.00 20.00 30.00 Ls (nH) 0 0.015 0.030	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.2	2.300 2.300 ESR (Ω) 0.085 0.064 0.041 0.030 0.020 0.017 0.010 0.007	1.700 1.700 03 ESL (nH) 0.056 0.056 0.056 0.056 0.056 0.056 0.056 0.056 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
Viser6 VFIM Ignote Linear Switcher Custom Spreading R and L Ignote Low Medium High	0.030 0.030 ESR (Ω) 1.0E-50 0.001 0.001 0.001 Rs (Ω) 0 0.0005 0.001 0.0015	2.300 2.300 1.0E+50 10.00 20.00 30.00 Ls (nH) 0 0.015 0.030 0.045	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.1 0.22 0.33 0.33	2:300 2:300 06 ESR (Ω) 0.095 0.064 0.041 0.030 0.041 0.020 0.017 0.010 0.007 0.008	1.700 1.700 03 ESL (nH) 0.056 0.056 0.056 0.056 0.056 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (0)	06 ESL (nH)	12 ESR (Q)	210 ESL (nH)	
VSerié Userié Linear Switcher Custom Spreading R and L Ignore Low Medium High Custom	0.030 0.030 ESR (Ω) 1.0E-50 0.001 0.001 Rs (Ω) 0 0.0005 0.001 0.0015 0.002	2:300 2:300 ESL (nH) 1.0E+50 10.00 20.00 30.00 0.015 0.030 0.045 0.020	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.33 0.47 0.1	2.300 2.300 0.095 0.064 0.041 0.030 0.020 0.017 0.010 0.007 0.008 0.008	1.700 1.700 1.700 0.3 ESL (nH) 0.056 0.056 0.056 0.056 0.056 0.056 0.056 0.056 0.056 0.056	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
YRM Ignore Linear Switcher Custom Spreading R and L Ignore Löw Medium High Custom	0.030 0.030 ESB (Ω) 1.0E+50 0.001 0.001 0.001 Rs (Ω) 0 0.0005 0.001 0.0015 0.002	2:300 2:300 ESL (nH) 1.0E+50 10.00 20.00 30.00 LS (nH) 0 0.015 0.035 0.045	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.33 0.47 1 0.22 0.33	2.300 2.300 066 ESR (2) 0.095 0.064 0.041 0.030 0.020 0.017 0.010 0.007 0.008 0.008 0.008	1.700 1.700 23 ESL (nH) 0.056 0.056 0.056 0.056 0.056 0.056 0.056 0.056	ESR (0)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
Viser6 VRM Ignore Linear Switcher Custom Spreading R and L Ignore Low Hedium High Custom Directric Material	0.030 0.030 ESR (2) 1.0E-50 0.001 0.001 0.001 0.001 0.0005 0.001 0.0015 0.002 Er	2:300 2:300 ESL (nH) 1.0E-50 10.00 20.00 30.00 30.00 Ls (nH) 0 0.015 0.030 0.045 0.020	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.33 0.47 1 0.33 0.47 1 0.33	2.300 2.300 66 55P (2) 0.064 0.041 0.030 0.020 0.001 0.007 0.010 0.007 0.008 0.008	1.700 1.700 1.700 03 ESL (nH) 0.056 0.05 0.05	ESR (Ω)	0805 ESL (nH)	12 ESR (0)	06 ESL (nH)	الا ESR (۵)	210 ESL (nH)	
VSerie VRM Ignore Linear Switcher Custom Spreading R and L Ignore Low Medium High Custom Dielectric Material FR4	0.030 0.030 ESR (2) 1.0E+50 0.001 0.001 0.001 Ps (2) 0 0.0015 0.001 0.0015 0.002 Er 4.00	2.300 2.300 ESL (nH) 10E-50 10.00 20.00 30	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01 0.022 0.047 0.11 0.22 0.33 0.47 1 0.18 0.22 0.18 0.22	2.300 2.300 66 55R (2) 0.064 0.041 0.030 0.020 0.010 0.007 0.010 0.007 0.008 0.008	1.700 1.700 1.700 03 ESL (nH) 0.056 0.05 0.05	ESR (Ω)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (0.)	210 ESL (nH)	
User6 VERM Ignote Linear Switcher Custom Spreading R and L Ignote Low Medium High Custom Dielectric Material FR4 Nelco 4000-6	0.030 0.030 ESFR (2) 1.0E-50 0.001 0.001 0.001 0.001 0.001 0.001 EF 4.00 4.10 2.40	2:300 2:300 ESL (nH) 10E-50 20:00 30:00 LS (nH) 0 0.015 0.020	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.33 0.47 1 0.18 0.22 0.47	2.300 2.300 0.65 0.095 0.064 0.041 0.030 0.020 0.017 0.010 0.007 0.008 0.008 0.008	1,700 1,700 1,700 1,700 03 ESL (nH) 0,056 0,05 0,05	ESR (0)	0805 ESL (nH)	12 ESR (0)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
Viseré VRM Ignore Linear Switcher Custom Spreading R and L Ignore Low Medium High Custom Dielectric Material FR4 Nelco 4000-\$ Nelco 4000-\$ Nelco 4000-\$	0.030 0.030 ESR (0) 1.0E-50 0.001 0.002 Er 4.10 3.40 0.002 Er	2.300 2.300 ESL (nH) 1.0E+50 20.00 30.00 20.00 30.00 Ls (nH) 0 0.015 0.030 0.045 0.020	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.33 0.47 1 0.18 0.22 0.47 1 0.18 0.22 0.47 1 0.18 0.22 0.47 1 0.18 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.30 0.47 0.11 0.22 0.30 0.47 0.30 0.47 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.22 0.30 0.47 0.11 0.12 0.32 0.47 0.11 0.12 0.32 0.47 0.11 0.12 0.32 0.47 0.11 0.12 0.32 0.47 0.11 0.12 0.32 0.47 0.12 0.32 0.47 0.12 0.32 0.47 0.12 0.32 0.47 0.12 0.32 0.47 0.12 0.32 0.47 0.12 0.47 0.12 0.32 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0.12 0.47 0	2.300 2.300 ESR (1) 0.095 0.064 0.064 0.020 0.020 0.020 0.020 0.017 0.000 0.007 0.008 0.008	1.700 1.700 1.700 03 ESL (nH) 0.056 0.05 0.05	ESR (1)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
Viser6 VFIM Ignote Linear Switcher Custom Spreading R and L Ignote Low Low Medium High Custom Dielectric Material FR4 Nelco 4000-35 FP5 Isola FR406 Isola FR406	0.030 0.030 ESF (2) 1.0E-50 0.001 0.001 0.001 0.001 0.001 0.0015 0.002 Er 4.00 4.10 3.80 3.80 2.70	2.300 2.300 ESL (nH) 1.0E+50 10.00 20.00 30.00 US (nH) 0 0.015 0.020	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.33 0.47 0.1 0.22 0.33 0.47 1 0.18 0.22 0.18 0.22 0.47 1 0.18 0.22 0.47 1 0.18 0.22 0.47 1 0.18 0.22 0.47 1 0.18 0.22 0.47 1 0.18 0.22 0.18 0.22 0.22 0.22 0.33 0.47 0.22 0.33 0.47 0.22 0.33 0.47 0.18 0.22 0.22 0.33 0.47 0.18 0.22 0.33 0.47 0.18 0.22 0.18 0.18 0.22 0.18 0.18 0.22 0.18 0.18 0.22 0.18 0.18 0.22 0.18 0.18 0.22 0.18 0.18 0.22 0.18 0.18 0.22 0.18 0.18 0.22 0.18 0	2.300 2.300 0.095 0.095 0.064 0.041 0.030 0.020 0.017 0.010 0.007 0.008 0.008 0.008	1.700 1.700	ESR (Ω)	0805 ESL (nH)	12 ESR (0)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
Viser6 VRM Ignore Linear Switcher Custom Spreading R and L Ignore Low Medium High Custom Dielectric Material FR4 Nelco 400-3EPS Joola FR408 Isola FR408	0.030 0.030 0.030 0.030 0.001 0.001 0.001 0.001 0.001 0.0005 0005005 000500000000	2.300 2.300 ESL (nH) 1.0E+50 10.00 20.00 30.00 Ls (nH) 0.015 0.030 0.045 0.020	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.347 1 0.22 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.047 0.12 0.047 0.022 0.047 0.022 0.047 0.12 0.047 0.022 0.047 0.022 0.047 0.12 0.022 0.047 0.12 0.022 0.047 0.12 0.022 0.047 0.12 0.022 0.047 0.12 0.022 0.047 0.12 0.022 0.047 0.12 0.047 0.12 0.047 0.12 0.047 0.12 0.47 0.12 0.47 0.47 0.12 0.47 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.12 0.47 1 0.4	2.300 2.300 6 6 5 1 0.095 0.064 0.041 0.030 0.020 0.017 0.000 0.007 0.000 0.007	1.700 1.700 3 CSL (nH) 0.056 0	0.007	0005 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
VSerié Userié Ignore Linear Switcher Custom Spreading R and L Ignore Low Medium High Custom Dielectric Material FR4 Nelco 4000-3 Nelco 4000-5 Nelco	0.030 ESIR (2) 1.06-50 0.001 0.001 0.001 Rs (2) 0 0 0.0005 0.001 0.0015 0.0015 0.002 Er 4.00 4.10 3.40 3.80 3.70 4.04 4.04	2.300 2.300 ESL (nH) 1.0E-50 10.00 20.00 30.00 0.015 0.030 0.045 0.020	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.022 0.047 0.22 0.33 0.47 1 0.18 0.22 0.47 1 0.18	2.300 2.300 066 ESR (2) 0.035 0.064 0.030 0.020 0.010 0.001 0.001 0.001 0.008 0.008	1.700 1.700 33 ESL (nH) 0.056	ESR (0)	0805 ESL (nH)	12 ESR (0) 0.008 0.006	06 ESL (nH)	12 ESR (Ω)	210 ESL (nH)	
Viser6 Viser6 Ignore Linear Custom Spreading R and L Ignore Low Hedium High Custom Dielectric Material FR4 Netco 4000-3EPS Isola FR405 Isola FR405 Isola FR405 Boate 2456D	0.030 0.030 ESR (0) 10E-50 0.001 0.001 0.001 0.001 0.001 Er 4.00 4.10 3.80 3.70 4.04 3.60 2.40	2.300 2.300 ESL (nH) 10E-50 10.00 20.00 30.00 30.00 LS (nH) 0.015 0.020	1.700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.1 0.22 0.47 1 0.1 0.22 0.47 1 0.1	2.300 2.300 066 SFR (2) 0.095 0.064 0.030 0.020 0.010 0.007 0.010 0.007 0.008 0.008 0.008	1.700 1.700 1.700 03 ESL (nH) 0.056	ESR (0)	0805 ESL (nH)	12 ESR (Ω)	06 ESL (nH)	12 ESR (0)	210 ESL (nH)	
VSFIG User6 Ignore Linear Switcher Custom Spreading R and L Ignore Low Medium High Custom Dielectric Material FR4 Nelco 4000-5 Nelco 40	0.030 0.030 ESB (0) 1.0E-50 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 Er 4.00 4.10 3.40 3.80 3.70 4.04 3.80 3.48 3.48 3.48 3.48 3.48 3.48 3.48 3.48	2:300 2:300 2:300 10,00 10,00 20,00 30,00 Ls (nH) 0 0 0,015 0,030 0,045 0,020	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.047 0.11 0.02 0.047 1 0.18 0.27 1 0.18 0.27 1 0.1	2.300 2.300 06 ESP (2) 0.095 0.064 0.041 0.020 0.017 0.000 0.007 0.000 0.000 0.0005	1.700 1.700 03 ESL (nH) 0.056	ESR (Ω)	0905 ESL (nH)	12 ESR (1)	06 ESL (nH)	12 ESR (A)	210 ESL (nH)	
Viser6 Viser6 Ignote Linear Switcher Custom Spreading R and L Ignote Löw Medium High Custom Dielectric Material FFI4 Nelco 4000-5 Nelco 4000-13EPS Isola FR405 Isola FR405 Isola FR405 Isola FR405 Rogers 4350B Custom	0.030 0.030 ESR (2) 1.0E-50 0.001 0.001 0.001 0.001 0.0005 0.000 0.0005 0.0	2:300 2:300 2:300 1.0E+50 1.0E+50 1.000 20:00 30:000 30:00 3	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.33 0.47 1 0.22 0.33 0.47 1 0.18 0.22 0.47 1 0.18	2.300 2.300 06 ESR (2) 0.095 0.064 0.041 0.030 0.020 0.017 0.008 0.007 0.008 0.005	1.700 1.700 1.700 03 ESL (nH) 0.056	ESR (0)	0805 ESL (nH)	12 ESR (î)	06 ESL (nH)	12 ESR (2) 0.003 0.01	210 ESL (nH)	
Viseré VRM Ignore Linear Switcher Custom Spreading R and L Ignore Low Medium High Custom Dielectric Material FR4 Nelco 4000-5 Nelco 4000-5 Nelco 4000-5 Isola FR406 Isola FR406 Isola FR406 Isola FR406 Isola FR406 Isola FR406 Isola FR406 Isola FR406 Isola FR406 Isola FR408 Isola FR408 Isola FR408 Isola FR408 Isola FR408	0.030 0.030 ESR (2) 1.0E-50 0.001 0.002 EF 0.002 EF 0.004 0.004 0.005 0.002 EF 0.004 0.004 0.005 0.002 EF 0.004 0.004 0.004 0.005 0.004 0.0	2.300 2.300 2.300 1.05-50 10.00 20.00 0.005 0.005 0.005 0.020	1.700	0.030 0.030 X2Y Caps 0.001 0.0022 0.0047 0.01 0.022 0.047 0.1 0.22 0.33 0.47 1 1 0.18 0.22 0.47 1 0.1	2.300 2.300 06 ESR (2) 0.085 0.064 0.041 0.030 0.020 0.017 0.010 0.020 0.0017 0.000 0.000 0.000 0.000 0.000	1.700 1.700 03 ESL (nH) 0.056	ESR (0)	0905 ESL (nH)	12 ESR (1) 0.008 0.006	06 ESL (nH)	12 ESR (0) 0.003 0.01	210 ESL (nH)	
User6 User6 Ignote Linear Switcher Custom Spreading R and L Ignote Low Nedium High Custom Dielectric Material FR4 Nelco 4000-5 Sisola FR408 Isola FR40	0.030 0.030 ESR (a) 1.0E-50 0.001 0.001 0.001 0.001 0.001 0.001 0.001 0.001 Er 4.00 0.002 Er 4.00 4.0 3.80 3.70 4.04 3.80 3.80 3.80 3.80 3.80 3.80 3.80 3.80	2.300 2.300 2.300 1.0E-50 10.00 20.00 30.0	1700	0.030 0.030 X2Y Cap: 0.001 0.0022 0.0047 0.01 0.022 0.047 0.047 0.22 0.047 1 0.22 0.47 1 0.22 0.47 1 0.1	2.300 2.300 06 ESP (9) 0.064 0.064 0.004 0.020 0.007 0.000 0.007 0.0000 0.000 0.000 0.000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.00000 0.0000 0.0000 0.0000 0.000000	1.700 1.700 03 ESL (nH) 0.056	ESR (0)	device vendors	12 ESR (1) 0.008 0.006	06 ESL (nH)	12 ESR (0) 0.003 0.003 0.01	210 ESL (nH) 	e vendors

This tab is divided into the following sections:

- Two-Terminal Decoupling Capacitors (High/Mid Frequency)
- X2Y Decoupling Capacitors (High/Mid frequency)
- Bulk Capacitors (Mid/Low Frequency)
- BGA Via and Plane Capacitance
- VRM Library
- Spreading R, L Parasitics
- Dielectric Material Library

You can change each of the default values listed in the respective sections to meet the specific needs of your design.

Two-Terminal Decoupling Capacitors

The decoupling capacitors section contains the default ESR and ESL values for the various two-terminal capacitors in different footprints (0201, 0402, 0603, 0805, and 1206). You also have the option of either modifying the default values or entering your own commonly used custom values in the **Custom** field. If you are using a capacitor with a footprint that is not available in the tool, you must use the **Custom** field to enter the capacitor parasitics and the corresponding mounting inductance.

The decoupling capacitors section also provides the option for the user defined capacitors (such as User1,...,User4). You can define the ESR and ESL parasitics for the various footprints and enter the corresponding capacitor value in the **Decap Selection** tab. Choose the corresponding footprint when defining the capacitor values.

Bulk Capacitors

The bulk capacitors section contains the commonly used capacitor values for decoupling the power supply at mid/low frequencies. You can change the default values to reflect the parameters specific to the design.

X2Y Decoupling Capacitors

The X2Y decoupling capacitors section contains the default ESR and ESL values for the various X2Y capacitors in different footprints (0603, 0805, 1206, and 1210). You also can replace the default ESR and ESL values with your own commonly used custom values.

BGA Via and Plane Capacitance

The BGA via and plane capacitance section provides an option to directly enter the values for effective via loop inductance under the BGA and plane capacitance during the pre-layout phase when no design-specific information is available.

If you have access to design-specific information, you can ignore this section and enter the design-specific information in the **Plane Cap** and **BGA Via** tabs that calculate the plane capacitance and the BGA via parasitics, respectively.

VRM Library

The VRM section lists the default values for both the linear and switcher regulators. You can change the VRM parasitics listed under the linear/switcher rows or add the custom parasitics for the VRM relevant to the design in the **Custom** field.

Spreading R, L Parasitics

The spreading R, L library provides various options for the default effective spreading inductance values that the decoupling capacitors see with respect to the FPGA based on the quality of the PDN design. You can choose a **Low** value of effective spreading inductance if you have optimally designed your PDN Network. Optimum PDN design involves implementing the following design rules:

PCB stackup that provides a wide solid power/ground sandwich for a given supply with a thin dielectric between the planes. This minimizes the current loop, which reduces the spreading inductance. The thickness of the dielectric material between the power/ground pair directly influences the amount of spreading/loop inductance that a decoupling cap can see with respect to the FPGA.

- Placing the capacitors closer to the FPGA from an electrical standpoint.
- Minimizing via perforations in the power/ground sandwich in the current path from the decoupling caps to the FPGA device.

Due to layout and design constraints, the PDN design may not be optimal. In this case, you can choose either a **Medium** or **High** value of spreading R and L. You also have the option of changing the default values or using the **Custom** field listed in the library specific to the design.

Dielectric Material Library

The dielectric materials section lists the dielectric constant values for the various commonly used dielectric materials. These values are used in the plane capacitance calculations listed under the **Plane Cap** tab. You can change the values listed in this section.

If you change the default values listed in the various sections in the **Library** tab, you can save the changes by clicking **Save Custom**. You can restore the default library by clicking **Restore Default** located at the top right-hand corner of the **Library** page. You can also restore the saved custom library by clicking **Restore Custom**.

Decap Selection

The **Decap Selection** tab, shown in Figure 1–8, is where you perform the analysis for the PCB decoupling design. The user interface shown here is from the PDN tool for the Stratix IV device family.





This tab is divided into the following sections:

- Device/Power Rail Information
- Component Parameters Setting
- Electric Parameters and Design Guidelines
- Decoupling Capacitor (High/Mid Frequency)
- Decoupling Capacitor (Bulk)
- ZEFF Plot

Device/Power Rail Information

You select the device/power rail to work in this field. A pull-down menu with the names of the available devices and power rails in the Altera device family supported by the tool is shown when you click the corresponding cell. The tool validates the selected device/power rail combination. A warning is shown beneath the field if an invalid combination is chosen (Figure 1–9).

Figure 1–9. Device/Power Rail Information

SIVGX Device	EP4SGX70DF29	-
Power Supply Rail	VCCL_GXBR2	
Error: Selected p	ower rail is not a	available!

Component Parameters Setting

You can either enable or disable the following components of the PDN network shown in Figure 1–10.

Figure 1–10.	Parameter	Settings for	PDN	Component	IS
ingano i non	i urumotor	oottiingo ioi	1 014	Componioni	

Summary	Options	R (Ω)	L (nH)	C (µF)
VRM	Linear	1.0E-03	1.0E+01	N/A
Spreading	Low	0.0005	0.0150	N/A
BGA Via	Calculate	0.0002	0.0261	N/A
Plane Cap	Calculate	0.0019	N/A	0.0630

Table 1–3 describes the PDN components.

Table 1-3.	Parameters	of PDN	Components
------------	------------	--------	------------

Parameter	Description
VRM	to disable this component, select Ignore . To enable the VRM parasitics, select Linear , Switcher , or Custom .
Spreading	Based on the design, you can select either Low , Medium , High , or a Custom value for the effective spreading R, L values that the decoupling capacitors see with respect to the FPGA. You can also ignore the spreading inductance by selecting Ignore . Ignoring the spreading inductance leads to an optimistic result and is not an accurate representation of the impedance profile that the FPGA sees.
	The Ignore option helps you understand that the spreading inductance in combination with the BGA via inductance is the limiting factor from a PCB perspective to decouple the FPGA at high frequencies. Be careful when choosing the Ignore option while coming up with a final capacitor count.
BGA Via	Based on the design, you can choose to Ignore the BGA via component or to Calculate the effective via inductance based on the layout. If you are in the middle of layout, you can directly enter the effective loop R, L via parasitics in the Library tab and choose the Custom setting under BGA Via to include the via parasitics.
Plane Capacitance	Based on the design, you can either choose to Ignore the inter-planar capacitance between the power and ground plane, or Calculate the plane capacitance based on the layout. If you are in the middle of layout, you can directly enter the plane capacitance in the Library tab and choose the Custom setting under the Plane Cap to include the plane capacitance parasitics.

Electric Parameters and Design Guidelines

The PDN tool calculates Z_{TARGET} based on the user inputs in this field. The PDN tool also displays $F_{EFFECTIVE}$ that is derived based on the PCB stack-up and power rail information (Figure 1–11). The details regarding the calculation procedure are described in "ZTARGET" on page 1–2 and "FEFFECTIVE" on page 1–4.

Target Impedance	Units	Value	Legend
Supply Voltage (Min)	V	1.8	N/A
l max	A	1	N/A
Transient Current	%	50	N/A
Vripple (+/-)	%	3	N/A
Effective Frequency	MHz	70.00	Feffective
$Ztarget = \Delta V / \Delta I$	Ω	0.1080	Ztarget

You need to enter information for:

- Power Supply Voltage (min)
- I I_{MAX}
- Transient Current (%)
- Allowable Voltage Ripple Percentage (±)

The tool then calculates Z_{TARGET} based on the user input from related fields and displays the results in the column below.

Decoupling Capacitor (High/Mid Frequency)

You can select the various decoupling capacitors, both two-terminal and X2Y types, based on footprint, layer, and orientation to meet the target impedance for the mid to high frequency. The capacitance value for the X2Y capacitor may be different from that of the two-terminal capacitor. A warning message of "Wrong Footprint" is displayed if you choose a wrong combination of capacitance and footprint. The VOE and VOS option do not affect the mounting inductance for X2Y type capacitors because their via locations are symmetric. You also have the option of defining custom capacitor values (User1, ..., User4) needed for high/mid frequency decoupling specific to the design. You cannot change the capacitor parasitics (ESR and ESL) in this tab. This can only be done in the Library tab.

Decoupling Capacitor (Bulk)

You can select the desired bulk capacitors based on the footprint for the low to mid frequency decoupling need. You can only change the parasitics of the bulk decoupling capacitors and define the mounting inductance specific to the design in the **Library** tab. You also have the option of defining custom capacitor values (User5 and User6) for low/mid frequency decoupling specific to the design.

Z_{EFF} Plot

The effective impedance that the Altera device encounters is shown in (Figure 1–12). Other information, such as Z_{TARGET} and $F_{EFFECTIVE}$ are also shown in the plot, along with the impedance profile of components such as capacitors, VRM, and BGA via, within the PDN system. The plot is updated automatically when related parameters are changed.

Figure 1–12. Zeff Plot



As provided in other tabs, you can save and restore the final capacitor count and other settings for a specific set of assumptions. There is also flexibility to revert back to default settings.

BOM

Figure 1–13 shows the **BOM** tab.





When the analysis is done, you can print out the final Z_{EFF} profile and capacitor count to achieve the profile by clicking **Print BOM** on the top right corner. It defaults to the default printer assigned in the **File/Print** menu. You can also export the data as an **.xls** file by clicking **Export Data**.

Design PCB Decoupling Using the PDN Tool

PCB decoupling keeps PDN Z_{EFF} smaller than Z_{TARGET} with the properly chosen PCB capacitor combination up to the frequency where the capacitor on the package and die take over the PDN decoupling. This section describes the procedure of designing PCB decoupling using the PDN tool in different power rail configurations. This section also provides design examples using the Stratix IV device PDN tool.

Pre-Layout Instructions

The PDN tool provides an accurate estimate of the number and types of capacitors needed to design a robust power delivery network, regardless of where you are in the design phase. However, the accuracy of the results depends highly on the user inputs for the various parameters.

If you have finalized the board stack-up and have access to board database and layout information, you can step through the tabs and enter the required information to arrive at an accurate decoupling scheme.

In the pre-layout phase of the design cycle, when no specific information about the board stack-up and board layout is known, you can follow the instructions in the following sections to explore the solution space when finalizing key design parameters such as stack-up, plane size, capacitor count, capacitor orientation, and so on.

In the pre-layout phase, you can ignore the **Plane Cap** and **Cap Mount** tabs and go directly to the **Library** tab when you do not have the layout information. Figure 1–14 shows the fields in the **Library** tab that you will use to enter the various parameters. If available, enter the values shown in Figure 1–14 in the **Library** tab. To use the default values, go directly to the **Decap Selection** tab to begin the analysis.



Figure 1–14. Library Tab Fields

Notes to Figure 1–14:

The numbers correspond to the following steps 1, 2, 3, 4, 5.

- (1) Enter the ESR, ESL, and Lmnt values for the capacitors under the Custom field.
- (2) Enter the effective BGA via (loop) parasitics for the power supply being decoupled.
- (3) Enter the plane capacitance seen by the power/ground plane pair on the board for the power supply under Plane Cap.
- (4) Enter the VRM parasitics, if available, under the Custom row.
- (5) Enter the effective spreading inductance seen by the decoupling capacitors in Custom row.

Derive Decoupling in a Single-Rail Scenario

A power supply connects to only one power rail on the FPGA device in a single-rail scenario. The PDN noise is created by the transient current of the single rail. You determine Z_{TARGET} and $F_{EFFECTIVE}$ based on the parameters related to the selected rail only.

You must follow the steps below to derive the desired capacitor combination:

- 1. Select the device/power rail to work with.
- 2. Select the parameter setting for the PDN components.
- 3. Enter the electric parameters to set Z_{TARGET} and F_{EFFECTIVE}.
- 4. Derive the PCB decoupling scheme.

The red numbers in Figure 1–15 show the field to work with in each of these steps. For more information on these fields, refer to "Decap Selection" on page 1–13.

AU	ERA.	Save C	ustom	Restore Cus	itom	Restore Default	Power S Sharing A	iupply Idvisor	PDN Design for Str	Tool V2. atix® IV
SIVGX Devi	-	FP4SGX21	DKF40							
Downer Ser	volu Dall	VCC	0101-00		100 -	1		100	and the second	_
					. 10				1 2	~
Summary	Options	R (O)	L (nH)	C (µF)	10 -					
VRM 🥱	Linear	1.0E-03	1.0E+01	NA	1000					A
Spreading	Low	0.0005	0.0150	NGA	g,					
BGA Via	Calculate	0.0002	0.0259	NUA	8 '				X V	
Terret Imp	Cacular	Unite	Value	Loursed	uepedu.1 -		X	X	X	N
rargerimp	Pedance	Ucities	0.0	Legend	-	N		$\langle \rangle$	XI D	7
L max	capte (mint)		7	N/A	i anno 1	Constant I	/	XX	NI DXI	
Transient	Current	-	50	NA	0.01 -	Zterget			nell	
Vripple (+)	-1		3	N/A	3	2-11-1 Pr		NV	Entective	
Effective E	requency	MHz	24.91	Feffective	12000	Zell			NOX 1	
Ztarget = 4	W/M	0	0.0077	Ztorget	0.001 -	- I annut		and the	of allowing a	
Decoupling	g Caps		E	Zoom Chart	18	+3 1E+4	1E+5 Fro	1E+6 equency (Hz)	1E+7 1E+8	1E+
CAP	Value (µF)	Footprint	Layer	Orientation	QTY	Equ. Cap (µF)	Equ. ESR (O)	Equ. ESL (nH)	Equ. Limit (nH)	Legend
	0.001	0201	BOTTOM	VOS	0					100010
4	0.022	0201	BOTTOM	VOS	0	********				Zc2
	0.0047	0201	BOTTOM	VOS	0	*********				Ze3
	0.1	0402	BOTTOM	VOE	0			*********		204
and the second sec										
Revenue.	0.022	0402	DOTTOM	VOS	0	1 0000	0.0000	0.0000	0.01.20	205
From	0.047	0402 0603_X2Y	BOTTOM	VOS VOS	20	1.8800	0.0008	0.0028	0.0138	205
From Library	0.047	0402 0603_X2Y 0402 0205	BOTTOM	VOS VOS VOS	0 20 5	1 8800 0.5000	0.0006	0.0028	0.0138 0.4568	205
From Library	0.047 0.1 0.22 0.47	0402 0603_X2Y 0402 0201 0603_X2Y	BOTTOM BOTTOM BOTTOM BOTTOM	V05 V05 V05 V05	0 20 5 0 9	1 8800 0.5000	0.0006	0.0026	0.0138 0.4568	205 207 208 709
From Library	0.022 0.047 0.1 0.22 0.47	0402 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM	V0S V0S V0S V0S V0S V0S	0 20 5 0 9 0	1.8800 0.5000 8.4600	0.0008	0.0028	0.0138 0.4568 0.0307	2c5 2c7 2c8 2c9 2c10
From Library	0.022 0.047 0.1 0.22 0.47 1 2.2	0402 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y 0603_X2Y	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM	V0S V0S V0S V0S V0S V0S V0S	0 20 5 0 9 0 0	1.8800 0.5000 8.4600	0.0008	0.0028	0.0138 0.4568 0.0307	265 267 268 269 2610 2611
From Library	0.047 0.1 0.22 0.47 1 2.2 4.7	04602 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y 0603_X2Y 0603	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM	V0S V0S V0S V0S V0S V0S V0S V0S	0 20 5 0 9 0 0 2	1.8800 0.5000 8.4600 9.4000	0.0008	0.0028 0.0800 0.0062 0.0062 0.2500	0.0138 0.4568 0.0307	2c5 2c7 2c8 2c9 2c10 2c11
From Library User1	0.047 0.1 0.22 0.47 1 2.2 4.7	046/2 0503_X2V 0402 0201 0603_X2V 0603_X2V 0603 0603 Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP	V05 V05 V05 V05 V05 V05 V05 V05 V05 V05	0 20 5 0 9 0 2	1.8800 0.5000 8.4600 9.4000	0.0008 0.0056 0.0009 0.0009	0.0028 0.0800 0.0862 0.0862	0.0138 0.4568 0.0307	2c5 7 2c8 2c9 2c10 2c11 2c11 2c11 2c11
From Library User1 User2	0.047 0.1 0.22 0.47 1 2.2 4.7	0402 0503_X2Y 0402 0201 0503_X2Y 0603_X2Y 0603 0603 Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP	V05 V05 V05 V05 V05 V05 V05 V05 V05 V05	02050	1.8800 0.5000 8.4600 9.4000	0.0008 0.0056 	0.0028 0.0800 0.0862 0.0862 0.02500 0.2500	0.0138 0.4568 0.0307	2c5 7c7 7c8 7c9 7c10 7c10 7c11 7c11 7c11 7c11 7c14
From Library User1 User2 User3	0.047 0.1 0.22 0.47 1 2.2 4.7	0402 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y 0603_X2Y 0603 0603 Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	V0S V0S V0S V0S V0S V0S V0S V0S V0S V0S	02050	3.4600 9.4000	0.0009 0.0056 	0.0028 0.0800 0.0062 0.2500	0.0138 0.4568 0.0307 0.0307 0.0463	2c5 2c7 2c8 2c9 2c10 2c11 2c11 2c13 2c14 2c15
From Library User1 User2 User3 User4	0.022 0.047 0.1 0.22 0.47 1 2.2 4.7	0402 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y 0603 0603 Custom Custom Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP TOP	V0S V0S V0S V0S V0S V0S V0S V0S V0S V0S	0 20 5 0 9 0 2	1.8800 0.5000 8.4600 9.4000	0.0009	0.0028 0.0800 0.0062 0.0062 0.2500 0.2500	0.0138 0.4568 0.0307 0.0307 0.4863	2c5 2c7 2c8 2c9 2c10 2c11 2c11 2c11 2c13 2c14 2c15 2c18
From Library User1 User2 User3 User4	0.047 0.1 0.22 0.47 1 2.2 4.7	0402 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y 0603_X2Y 0603 Custom Custom Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	V0S V0S V0S V0S V0S V0S V0S V0S V0S V0S	0 20 5 0 9 0 2	1.8800 0.5000 8.4600 9.4000	0.0008 0.0058 0.0009 	0.0028 0.0000 0.0062 0.0062 0.2500 0.2500	0.0138 0.4568 	Ze5 Zc7 Zc8 Zc9 Zc10 Zc11 Zc12 Zc13 Zc14 Zc15 Zc16
From Library User1 User2 User3 User4 Bulk Caps	0.047 0.1 0.22 0.47 1 2.2 4.7	0402 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y 0603_X2Y 0603 Custom Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	V0S V0S V0S V0S V0S V0S V0S V0S V0S V0S	0205500	1.8800 0.5000 8.4600 9.4000 9.4000	0.0009 0.0355	0.0028 0.0600 0.0062 0.0062 0.0062 0.0062 0.0062 0.0062 0.0062 0.006 0.00	0.0138 0.4568 	2c5 <u>Zc7</u> <u>Zc8</u> <u>Zc9</u> <u>Zc10</u> <u>Zc11</u> <u>Zc13</u> <u>Zc14</u> <u>Zc15</u> <u>Zc15</u> <u>Zc18</u>
From Library User1 User2 User3 User4 Bulk Caps CAP	0.047 0.1 0.22 0.47 1 2.2 4.7 Velue (uF)	0402 0603_X2Y 0402 0201 0603_X2Y 0603_X2Y 0603 Custom Custom Custom Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 9 0 0 2 2	1.8800 0.5000 8.4600 9.4000 9.4000 5000 9.4000	0.0009 0.0055 	0.0028 0.0800 	0.0138 0.4568 0.3007 0.0307 0.0307 0.4863 0.4863 0.4863 0.4863 0.4863 Egys Limot (nH)	2c5 2c7 2c8 2c9 2c10 2c11 2c13 2c14 2c15 2c15 2c15 2c16
From Library User1 User2 User3 User4 Bulk Caps CAP	0.022 0.047 0.1 0.22 0.47 1 2.2 4.7 4.7 10 10	0402 0603 X2Y 0402 0201 0603 X2Y 0603 X2Y 0603 0603 0603 Custom Custom Custom Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 9 0 0 2 2 2 2	1.8800 0.5000 8.4600 9.4000 9.4000 1.500X Cap (015)	0.0009 0.0009 0.0009 0.0009 0.0009 0.0009 0.00040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.000400 0.000400 0.000400000000	0.022 0.0600 0.062 0.052 0.052 0.052 0.052 0.055		2c5 2c7 2c8 2c9 2c10 2c11 2c13 2c14 2c15 2c18 2c18
From Library User1 User2 User3 User4 Bulk Caps CAP	0.047 0.1 0.22 0.47 1 2.2 4.7 4.7 10 22 10 22	0402 0603 X27 0201 0201 0603 X27 0603 X27 0603 0603 0603 0603 0603 0603 0603 Custom Custom Custom Custom Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 9 0 0 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0	1.8800 1.8800 0.5000	O (000) O	0.0028 0.0800 		2c5 2c7 2c8 2c9 2c10 2c11 2c13 2c14 2c15 2c15 2c15 2c15 2c16 2c17 2c17 2c18 2c17 2c18 2c17 2c18 2c17 2c18 2c17 2c18 2c19
From Library User1 User2 User3 User4 Bulk Caps CAP	0.022 0.047 0.1 0.22 0.47 1 2.2 4.7 1 2.2 4.7 10 22 4.7	0402 0603 X/27 0402 0201 0603 X/27 0603 X/27 0603 X/27 0603 0603 X/27 0603 0603 X/27 0603 0603 0603 Custon Custon Custon Custon Custon Custon	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 5 0 9 0 2 2 0 2 0 0 2 0 0 0 0 0 0	1.8800 0.5000 8.4600 9.4000 572X Cap (0F)		0.0028 0.0800 		2c5 2c7 2c8 2c9 2c10 2c11 2c13 2c14 2c15 2c15 2c15 2c16 2c17 2c18 2c17 2c18 2c19
From Library User1 User2 User3 User4 Bulk Caps CAP	Value (uf) 10 10 10 10 10 22 47 10 22 47 10 22 47 10 22 47 10 22 47 10 22 47 10 10 22 10 10 10 10 10 10 10 10 10 10	0402 0503 X2Y 0402 0201 0503 X2Y 0503 X2Y 0503 X2Y 0503 X2Y 0503 X2Y 0503 Custom Custom Custom Custom Custom Custom Custom Custom Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 0 0 2 2 2 0 0 2 0 0 0 0 0 0 0 0	1.8900 0.5000 8.4600 9.4000 4.40000 4.40000 4.400000000	0.0009 0.0009 0.0009 0.0009 0.0009 0.0009 0.0009 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.0040 0.00000 0.00000 0.00000 0.00000 0.000000	0.022 0.0800 0.0800 0.082 0.022 0.022 0.0220 0.0200 0.00000000	0.0138 0.4568 0.0307 0.0307 0.0307 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4863 0.4865 0.	2c5 2c7 2c8 2c9 2c10 2c11 2c12 2c13 2c14 2c15
From Library User1 User2 User3 User4 Bulk Caps CAP	Value (uF) 10 10 10 12 1 1 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 22 4.7 10 22 22 22 24 22 24 24 22 24 24	0402 0503 X2Y 0402 0201 0503 X2Y 0603 X2Y 0603 X2Y 0603 0603 0603 0603 0603 0603 0603 060	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 0 0 2 2 2 0 2 2 0 0 0 0 0 0 0 0	1 1800 0.5000 8.4600 9.4000 1.00000 1.00000 1.00000 1.00000000	Constant and the second s	0.0028 0.0800 		2c5 2c7 2c8 2c9 2c10 2c11 2c13 2c14 2c15 2c15 2c15 2c19 2c20
From Library User1 User2 User3 User4 Bulk Caps CAP From Library	0.002 0.047 0.1 0.22 0.47 1 2.2 4.7 1 0 2.2 4.7 10 22 4.7 100 22 4.7 100 220 3300	0402 0402 0402 0402 0402 0402 0402 0402	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 9 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1.8800 0.5000 8.4600 9.4000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.00000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.0000 5.00000 5.00000 5.00000000		0.0228 0.0800 	C.0138 0.4588 0.4588 0.0307 0.0307 0.04863 0.4863 0.4863 0.4865 0	2c5 2c9 2c9 2c10 2c11 2c11 2c13 2c14 2c15 2c14 2c15 2c15 2c16 2c19 2c19 2c19 2c19 2c19 2c19 2c19 2c19
From Library User1 User2 User3 User4 Bulk Caps CAP	Veloc (JF) 10 10 1 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 22 4.7 10 22 20 4.7 10 22 20 4.7 10 22 22 4.7 10 22 20 4.7 10 22 20 4.7 10 22 20 4.7 10 22 20 4.7 10 22 20 4.7 10 22 20 330 4.70 10 220 330 4.70	0402 0603 X2Y 0402 0503 X2Y 0603 X2Y 0603 X2Y 0603 0603 0603 0603 Custom Custo Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 9 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0	1.8900 0.5000 8.4600 9.4000 4.40000 4.40000 4.400000000	0.0009 0.0058 0.0009 0.0009 0.0009 0.0009 0.0000 0.0040 0.0040 0.0040 0.0040 0.0040 0.0000 0.0000	0.023 0.0800 0.0800 0.0250 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.2500 0.000000	0.0138 0.4368 0.0307 0.0307 0.4363 0.4365 0.4363 0.4463 0.4463 0.4463 0.	2c5 2c7 2c8 2c9 2c10 2c11 2c11 2c13 2c14 2c15 2c18 2c18 2c18 2c19 2c20 2c21 2c21 2c21 2c22 2c22 2c22 2c23
From Library User1 User3 User4 Bulk Caps CAP From Library User5	Value (0F) 10 10 10 12 10 10 10 22 47 100 220 330 470	0402 0503 X27 0402 0201 0503 X27 0603 X27 0603 X27 0603 Custom Custom Custom Custom Custom Custom Custom Custom Bulk Bulk Bulk Bulk Bulk Bulk Custom	BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM TOP TOP TOP	VOS VOS VOS VOS VOS VOS VOS VOS VOS VOS	0 20 5 0 9 9 9 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0	1.8900 1.8900 3.500	O 0000 O 0009 O 000	0.022 0.0500 0.0500 0.052 0.0552 0.05500 0.05500 0.05500 0.05500 0.05500000000		2c5 2c7 2c8 2c10 2c11 2c11 2c13 2c14 2c15 2c15 2c15 2c15 2c15 2c15 2c15 2c15

Figure 1–15. Decap Selection Tab in a Single-Rail Design

In Step 2, the PDN tool uses the inductance and resistance value calculated in the **BGA Via** tab if you choose the **Calculate** option for the BGA via. Incorrect parameters may negatively affect the derived decoupling design. These values are calculated using the parameters you entered in the **BGA Via** tab. You must check the **BGA Via** tab to ensure the numbers you entered—especially the number and length of the BGA power via pair—matches the settings of the power rail selected in Step 1.

In Step 3, you need to have a good estimate of the parameters entered to derive the proper decoupling guidelines (Z_{TARGET} and $F_{EFFECTIVE}$). Although you need to determine those guidelines based on the worst-case scenario, pessimistic settings result in hard-to-achieve guidelines and over design of your PCB decoupling. For the recommended settings of the percentage of transient current and maximum allowable voltage ripple for selected power rail, refer to Table 1–1 on page 1–4.

In Step 4, you must adjust the number and value of the PCB capacitors in the **Decoupling Capacitor (Mid/High Frequency)** and **Decoupling Capacitor (Bulk)** fields to keep the plotted Z_{EFF} below Z_{TARGET} until $F_{EFFECTIVE}$. If you are not able to find a capacitor combination that meets your design goal, you can try to change the parameters at Step 2; for example, reducing the BGA via inductance used in the **Calculate** option by reducing the BGA via length in the **BGA_VIA** tab and using the **low** option for plane spreading. These changes reduce parasitic inductance and make it easier to achieve your decoupling goal. To achieve the low spreading setting, you must place the mid to high frequency PCB capacitors close to the FPGA device. You also must minimize the dielectric thickness between the power and ground plane.

If you are not able to meet the Z_{TARGET} requirement with the above changes, the PDN in your design may have reached its physical limitation under the parameters entered in Step 3. You need to go back to Step 3 and re-examine these parameters to check if they are over pessimistic.

The design shown in Figure 1–16 is a decoupling example for S4GX230KF40 VCC power rail. Assume that the minimum voltage supply is 0.9 V, I_{MAX} is 7 A, transient current is 50% of I_{MAX} , and the maximum allowable ripple is 3% of supply voltage. The V_{CC} rail has 50 power BGA vias. The length of BGA via is assumed to be 60 mil.

The PDN tool calculated that Z_{TARGET} is 0.0077 $\Omega\,$ and $F_{\text{EFFECTIVE}}$ is 24.91 MHz. Figure 1–16 shows one of the capacitor combinations that you can select to meet the design goal. Figure 1–16 is the enlarged view of the Z_{EFF} plot. As shown in the plot, Z_{EFF} remains under Z_{TARGET} up to $F_{\text{EFFECTIVE}}$. There are many combinations, but the ideal solution is to minimize the quantity and the type of capacitors needed to achieve a flat impedance profile below the Z_{TARGET} .





Derive Decoupling in the Power-Sharing Scenarios

It is a common practice that several power rails in the FPGA device share the same power supply. For example, you can connect VCCIO, VCCPD, VCCPGM, and VCC_CLKIN rails that require the same supply voltage to the same PCB power plane. This can be required by the design, such as in the memory interface case. This can also come from the needs to reduce BOM cost. In the power sharing scenario, the noise within a power supply is generated by transient current from multiple rails. The design flow is different comparing to the single power rail scenario.

Step 1: Derive Z_{TARGET}

To derive Z_{TARGET} , follow these steps:

- 1. Enter the power supply voltage.
- 2. Choose the smallest allowable voltage ripple of all shared power rails as the allowable voltage ripple.
- 3. Use the total current of all rails as I_{MAX} .
- 4. Derive the percentage of transient current by dividing the total transient current of all rails by the total current of all rails. Select the setting in the Transient current column that is the closest to derived number.

Step 2: Determine the Device/Power Rail to Work With

Choose the power rail with the highest $F_{EFFECTIVE}$ as the rail to work with in this power-sharing scenario. $F_{EFFECTIVE}$ is power-rail related and can be different for power rails that connect to the same PCB power supply. You must review all power rails that share the PCB power rail and find the one with the highest $F_{EFFECTIVE}$.

Step 3: Select the Parameter Setting for PDN Components

In this power-sharing scenario, considerations for selecting the PDN parameter settings for BGA via, VRM, plane spreading, and plane capacitance are the same as the single-rail scenario (refer to "Derive Decoupling in a Single-Rail Scenario" on page 1–19). You must ensure the number and length of the BGA power via pairs entered in **BGA Via** tab correspond to the power rail selected in Step 2.

Step 4: Derive the PCB Decoupling Scheme

The considerations and procedure for deriving the desired PCB decoupling scheme are the same as those in Step 4 of the single-rail scenario (refer to "Derive Decoupling in a Single-Rail Scenario" on page 1–19).

In this PCB power plane sharing design example, three I/O banks, V_{CCIO} 7A/7B/7C of a S4GX230KF40 device are used in a DDR2 interface. They share the PCB power plane. The power supply voltage is 1.8 V. The maximum allowable voltage ripple is 3%. The total current draw from the three banks adds up to 0.7 A. The percentage of transient current is set at 50% for all three rails. Z_{TARGET} is calculated to be 0.154 Ω with these parameters.

After examining the $F_{EFFECTIVE}$ of three power rails. V_{CCIO} 7A is identified as the power rail with the highest $F_{EFFECTIVE}$. VCCIO 7A has four power via. The length of BGA via is assumed to be 25 mil. The PDN tool calculates that the $F_{EFFECTIVE}$ is approximately 70 MHz.

Figure 1–17 shows one of the capacitor combinations that you can select to meet your design goal. Figure 1–18 is the enlarged view of the Z_{EFF} plot. As shown in the plot, Z_{EFF} remains under Z_{TARGET} up to $F_{EFFECTIVE}$. There are many combinations, but the ideal solution is to minimize the quantity and the type of capacitors needed to achieve a flat impedance profile below Z_{TARGET} .







Figure 1–18. Enlarged Plot of Zeff Using the Figure 1-18 Design

Some power rails are sensitive to noise, such as PLL-related power supplies. They are isolated from other rails by a power filter (usually ferrite bead) although they connect to the same VRM module. These isolated rails usually have their own PCB power plane. In this scenario, you must treat each group of isolated power rails as an individual power supply and decouple each power supply individually following the procedures described in this User Guide.

Summary

This user guide provides a brief overview of the various tabs in the device-specific PDN tool. You can quickly and accurately design a robust power delivery network by calculating an optimum number of capacitors that meet the target impedance requirements for a given power supply.





Document Revision History

The table below displays the revision history for the chapters in this User Guide.

Date	Document Version	Changes Made
July 2009	1.0	Initial release.

How to Contact Altera

For the most up-to-date information about Altera® products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Non-technical support (General)	Email	nacomp@altera.com
Non-technical support (Software Licensing	Email	authorization@altera.com

Note to table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: Save As dialog box.
bold type	External timing parameters, directory names, project names, disk drive names, file names, file name extensions, and software utility names are shown in bold type. Examples: f _{MAX} , \ qdesigns directory, d: drive, chiptrip.gdf file.
Italic Type with Initial Capital Letters	Document titles are shown in italic type with initial capital letters. Example: <i>AN 75: High-Speed Board Design.</i>
Italic type	Internal timing parameters and variables are shown in italic type. Examples: t_{PIA} , $n + 1$.
	Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <i><file name=""></file></i> , <i><project name=""></project></i> . pof file.
Initial Capital Letters	Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.
"Subheading Title"	References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: "Typographic Conventions."
Courier type	Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn.
	Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier.
1., 2., 3., and a., b., c., etc.	Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.
••	Bullets are used in a list of items when the sequence of the items is not important.
\checkmark	The checkmark indicates a procedure that consists of one step only.
I	The hand points to information that requires special attention.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or the user's work.
WARNING	A warning calls attention to a condition or possible situation that can cause injury to the user.
4	The angled arrow indicates you should press the Enter key.
	The feet direct you to more information on a particular topic.

This document uses the typographic conventions shown below.