


# **Avalon Verification IP Suite**

# **User Guide**




101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01073-3.1



12.0 June 2012







# **Contents**



Section I. Introduction to Avalon Verification IP Suite	
Advantages of Using BFMs and Monitors	1–1
Implementation of BFMs	
Application Programming Interface	
Application Example of BFMs	
In This User Guide	
Section II. Clock, Reset, and Interrupt BFMs	
oodion ii. Olook, 11030t, and intollapt bi iii3	
Chapter 1. Clock Source BFM	
Parameters	1–1
Application Program Interface	
clock_start()	
clock_stop()	
get_run_state()	
get_version()	
Ç	
Chapter 2. Reset Source BFM	
Parameters	
Application Program Interface	
reset_assert	
reset_deassert	
get_version()	2–1
Chapter 3. Avalon Interrupt Source and Interrupt Sink BFMs	
Parameters	3_1
Application Program Interface	
clear_irq()	
get_irq()	
get_nq() get_version()	
set_irq()	
3ct_nq()	
Section III. Avalon-MM BFMs	
Observer 4 Avelon MAN Montey DEM	
Chapter 1. Avalon-MM Master BFM	1 1
Functional Description	
Timing	
Block Diagram	
Parameters	
Application Program Interface	
all_transactions_complete()	
get_command_issued_queue_size()	
get_command_pending_queue_size()	
get_read_response_queue_size()	
get_response_address()	
get_response_byte_enable()	
get_response_burst_size()	1–10

get_response_data()	
get_response_latency()	
get_response_queue_size()	
get_response_read_id()	
get_response_read_response()	
get_response_request()	
get_response_wait_time()	
get_response_write_id()	
get_response_write_response()	
get_write_response_queue_size()	
get_version()	
init()	
pop_response()	
push_command()	
set_clken()	
set_command_address()	
set_command_arbiterlock()	
set_command_byte_enable()	
set_command_burst_count()	
set_command_burst_size()	
set_command_data()	
set_command_debugaccess()	
set command idle()	
set_command_init_latency()	
set_command_lock()	
set_command_request()	
set_command_timeout()	
set_command_transaction_id()	
set_command_write_response_request()	
set_max_command_queue_size()	1_16 1_16
set_min_command_queue_size()set_min_command_queue_size()	1_16 1_16
set_response_timeout()	
signal_all_transactions_complete	
signal_command_issued	
signal_fatal_error	
signal_max_command_queue_size	
signal_min_command_queue_sizesignal_min_command_queue_size	
signal_read_response_complete()	/1 17
signal_response_complete()	
signal_write_response_complete()	
Chapter 2. Avalon-MM Master BFM with Avalon-ST API Wrapper	
Chapter 3. Avaion-MM Slave BFM	
Functional Description	
Timing	
Block Diagram	
Parameters	
Application Program Interface	
get_clken()	
get_command_address()	
get_command_arbiterlock()	
get_command_hurst_count()	

get_command_byte_enable() get_command_data() get_command_debugaccess() get_command_queue_size() get_command_lock() get_command_request() get_command_transaction_id() get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	3–11 3–11 3–12 3–12 3–12 3–12 3–12
get_command_debugaccess() get_command_queue_size() get_command_lock() get_command_request() get_command_transaction_id() get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	3–11 3–11 3–12 3–12 3–12 3–12 3–12
get_command_queue_size() get_command_lock() get_command_request() get_command_transaction_id() get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	
get_command_lock() get_command_request() get_command_transaction_id() get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	
get_command_request() get_command_transaction_id() get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	
get_command_transaction_id() get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	
get_command_transaction_id() get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	
get_command_write_response_request() get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	3–12 3–12
get_pending_read_latency_cycle() get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	
get_pending_write_latency_cycle() get_response_queue_size() get_slave_bfm_status get_version() init()	
get_response_queue_size()	
get_slave_bfm_status	
init()	
· ·	
non command()	
pop_commanu()	
push_response()	
set_command_transaction_mode()	
set_interface_wait_time()	
set_max_response_queue_size()	
set_min_response_queue_size()	
set_read_response_id()	
set_read_response_status()	
set_response_burst_size()	
set_response_data()	
set_response_latency()	
set_response_request()	
set_response_timeout()	
set_write_response_id()	
set_write_response_status()	
signal_command_received	
signal_error_exceed_max_pending_reads	
signal_max_response_queue_size	
signal_min_command_queue_size	
signal_fatal_error	
signal_response_issued	
Chapter 4. Avalon-MM Slave BFM with Avalon-ST API Wrapper	
Chapter 5. Avalon-MM Monitor	
set_enable_a_beginbursttransfer_single_cycle()	
set enable a begintransier exist()	
set_enable_a_begintransfer_legal()	
set_enable_a_begintransfer_legal()	
set_enable_a_begintransfer_legal()	
Parameters Application Program Interface Assertion Checking set_enable_a_address_align_with_data_width() set_enable_a_beginbursttransfer_exist() set_enable_a_beginbursttransfer_legal()	

	set_enable_a_constant_during_clk_disabled()	. 5–6
	set_enable_a_constant_during_waitrequest()	
	set_enable_a_exclusive_read_write()	
	set_enable_a_half_cycle_reset_legal()	
	set_enable_a_less_than_burstcount_max_size()	
	set_enable_a_less_than_maximumpendingreadtransactions()	
	set_enable_a_no_readdatavalid_during_reset()	
	set_enable_a_no_read_during_reset()	
	set_enable_a_no_write_during_reset()	
	set_enable_a_readid_sequence()	
	set_enable_a_read_response_sequence()	
	set_enable_a_read_response_timeout()	
	set_enable_a_register_incoming_signals()	
	set_enable_a_waitrequest_during_reset()	
	set_enable_a_waitrequest_timeout()	
	set_enable_a_write_burst_timeout()	
_	set_enable_a_writeid_sequence()	
C	overage Group	
	set_enable_c_b2b_read_read()	
	set_enable_c_b2b_read_write()	
	set_enable_c_b2b_write_read()	
	set_enable_c_b2b_write_write()	
	set_enable_c_continuous_read()	
	set_enable_c_continuous_readdatavalid()	
	set_enable_c_continuous_waitrequest()	
	set_enable_c_continuous_waitrequest_from_idle_to_read()	
	set_enable_c_continuous_waitrequest_from_idle_to_write()	
	set_enable_c_continuous_write()	
	set_enable_c_idle_before_transaction()	
	set_enable_c_idle_in_read_response()	
	set_enable_c_idle_in_write_burst()	
	set_enable_c_pending_read()	
	set_enable_c_read()	
	set_enable_c_read_burstcount()	
	set_enable_c_read_byteenable()	
	set_enable_c_read_latency()	
	set_enable_c_read_response()	
	set_enable_c_waitrequest_in_write_burst()	
	set_enable_c_waitrequested_read()set_enable_c_waitrequest_without_command()	
	set_enable_c_waitrequested_write()	
	set_enable_c_write()set_enable_c_write()	
	set_enable_c_write_with_and_without_writeresponserequest()	
	set_enable_c_write_after_reset()set_enable_c_write_after_reset()	
	set_enable_c_write_burstcount()	
	set_enable_c_write_byteenable()	
	set_enable_c_write_response()	
T∗	ransaction Monitoring	
11	get_clken()	
	get_version()	
	get_command_address()	
	get_command_arbiterlock()	
	get_command_burst_count()	
		/

get_command_burst_cycle()	
get_command_byte_enable()	
get_command_data()	
get_command_debugaccess()	
	5–18
	5–18
	st()5–19
	5–19
	5–20
	5–20
get_response_queue_size()	5–20
	5–21
$\mathbf{o} = \mathbf{i} = \mathbf{i}$	5–21
	5–21
	5–21
0	
	5–24
	5–25
signal_write_response_complete	5–25
Section IV. Avalon-ST BFMs	
Chapter 1. Avalon-ST Source BFM	
-	1–1
S .	
get_transaction_queue_size()	1–5

get_version()	
init()	
pop_response()	
push_transaction()	
set_max_transaction_queue_size()	
set_min_transaction_queue_size()	
set_response_timeout()	
set_transaction_channel()	
set_transaction_data()	
set_transaction_idles()	
set_transaction_eop()	
set_transaction_empty()	
set_transaction_error()	
set_transaction_sop()	
signal_fatal_error	
signal_max_transaction_queue_size	
signal_min_transaction_queue_size	
signal_response_done	
signal_src_driving_transaction	
signal_src_not_ready	
signal_src_ready	
signal_src_transaction_complete	1–9
Chapter 3. Avalon-ST Sink BFM Functional Description	3–2
Timing	
Block Diagram	
Parameters	
Application Program Interface	
get_transaction_channel()	
get_transaction_data()	3–5
get_transaction_idles()	3–5
get_transaction_eop()	3–5
get_transaction_empty()	3–5
get_transaction_error()	
get_transaction_queue_size()	
get_transaction_sop()	
get_version()	
init()	
pop_transaction()	
set_ready()	
signal_fatal_error	
signal_sink_ready_assert	
signal_transaction_received	
signal_transaction_received	
Chapter 4. Avalon-ST Sink BFM with Avalon-ST API Wrapper	
Chapter 5. Avalon-ST Monitor	
Parameters	5_2
Application Program Interface	

Assertion Checking	5–3
set_enable_a_empty_legal()	5–3
set_enable_a_less_than_max_channel()	5–3
set_enable_a_no_data_outside_packet()	5–3
set_enable_a_non_missing_endofpacket()	5–4
set_enable_a_non_missing_startofpacket()	5–4
set_enable_a_valid_legal()	5–4
Coverage Group	5-5
set_enable_c_all_idle_beats()	5-5
set_enable_c_all_valid_beats()	5-5
set_enable_c_b2b_data_different_channel()	5-5
set_enable_c_b2b_data_same_channel()	5–6
set_enable_c_b2b_packet_different_channel()	5-6
set_enable_c_b2b_packet_in_different_transaction()	5–6
set_enable_c_b2b_packet_same_channel()	5-6
set_enable_c_b2b_packet_within_single_cycle()	5-6
set_enable_c_channel_change_in_packet()	
set_enable_c_empty()	
set_enable_c_error()	5–7
set_enable_c_error_in_middle_of_packet()	5–7
set_enable_c_idle_beat_between_packet()	
set_enable_c_multiple_packet_per_cycle()	
set_enable_c_non_valid_ready()	
set_enable_c_non_valid_non_ready()	5–8
set_enable_c_packet()	5-8
set_enable_c_packet_no_idles_no_back_pressure()	5-8
set_enable_c_packet_size()	5–9
set_enable_c_packet_with_back_pressure()	
set_enable_c_packet_with_idles()	
set_enable_c_partial_valid_beats()	5–9
set_enable_c_single_packet_per_cycle()	5–9
set_enable_c_transfer()	
set_enable_c_transaction_after_reset()	5-10
set_enable_c_valid_non_ready()	
Transaction Monitoring	
get_transaction_channel()	5–10
get_transaction_data()	5–11
get_transaction_empty()	
get_transaction_eop()	
get_transaction_error()	5–11
get_transaction_idles()	
get_transaction_queue_size()	
get_transaction_sop()	
get_version()	
pop_transaction()	
set_transaction_fifo_max()	
set_transaction_fifo_threshold()	
signal_fatal_error	
signal_transaction_fifo_overflow	
signal_transaction_fifo_threshold	
signal transaction received	

# Section V. Conduit and External Memory BFMs

Chapter 1. Conduit BFM	
Block Diagram	1–1
Parameters	
Application Program Interface	
get_ <role name="">()</role>	
get_version()	
set_ <role name="">()</role>	
set_ <role name="">_oe()</role>	
signal_input_< <i>role name</i> >_change	
Chapter 2. Tri-State Conduit BFM	
Block Diagram	
Parameters	
Application Program Interface	
get_input_transaction_queue_size()	2–3
get_output_transaction_queue_size()	2–3
get_transaction_< <i>role name</i> >_in()	2–3
get_transaction_latency()	2–3
get_version()	2–3
pop_transaction()	2–4
push_transaction()	
set_max_transaction_queue_size()	
set_min_transaction_queue_size()	
set_num_of_transactions()	
set_transaction_< <i>role name</i> >_out()	
set_transaction_< <i>role name</i> >_outen()	
set_transaction_idles()	
set_valid_transaction_ <role name="">_out()</role>	
signal_all_transactions_complete	
signal_fatal_errorsignal_fatal_error	
signal_grant_deasserted_while_request_remain_asserted()	
signal_interface_grantedsignal_interface_granted	
signal_max_transaction_queue_size	
signal_min_transaction_queue_sizesignal_min_transaction_queue_size	
signal_nint_transaction_queue_size	2-0
Chapter 3. External Memory BFM	
Functional Description	3–1
Block Diagram	3–1
Initializing the Memory Content	3–2
Reading and Writing to the Memory Content	3–2
Reading from the Memory	
Writing to the Memory	
Parameters	
Application Program Interface	
fill()	
read()	
signal_api_call	
write()	

## **Section VI. Nios II Custom Instruction BFMs**

Chapter 1. Nios II Custom Instruction Master BFM	
Block Diagram	1–1
Parameters	
Application Program Interface	
get_instruction_queue_size()	
get_result_delay()	
get_result_queue_size()	
get_result_value()	
get_version()	
insert_instruction()	
pop_result()	
push_instruction()	
retrive_result()	1–5
set_ci_clk_en()	1–5
set_clock_enable_timeout()	1–5
set_instruction_a()	1–5
set_instruction_b()	1–5
set_instruction_c()	1–5
set_instruction_dataa()	
set_instruction_datab()	
set_instruction_err_inject()	1–6
set_instruction_idle()	1–6
set_instruction_n()	1-6
set_instruction_readra()	1-6
set_instruction_readrb()	1–7
set_instruction_timeout()	
set_instruction_writerc()	
set_max_instruction_queue_size()	
set_max_result_queue_size()	
set_min_instruction_queue_size()	
set_min_result_queue_size()	
set_result_timeout()	
signal_unexpected_result_received	
signal_fatal_error	
signal_instructions_completed	
signal_instruction_start	
signal_max_instruction_queue_size	
signal_max_result_queue_size	
signal_min_instruction_queue_size	
signal_min_result_queue_size	
signal_result_received	1–9
Chapter 2. Nios II Custom Instruction Slave BFM	
Block Diagram	
Parameters	
Application Program Interface	
get_ci_clk_en()	
get_instruction_a()	
get_instruction_b()	
get_instruction_c()	
get instruction datas()	2_3

get_instruction_datab()	
get_instruction_idle()	
get_instruction_n()	2–4
get_instruction_readra()	2–4
get_instruction_readrb()	2–4
get_instruction_writerc()	2–4
get_version()	2-5
insert_result()	2-5
retrieve_instruction()	2-5
set_clock_enable_timeout()	2-5
set_instruction_a()	2–6
set_instruction_b()	
set_instruction_c()	2–6
set_instruction_timeout()	2–6
set_result_delay()	
set_result_err_inject()	
set_result_value()	
signal_fatal_error	
signal_instructions_inconsistent	
signal_known_instruction_received	
signal_result_done	
signal_result_driven	
signal_unknown_instruction_received	
Chapter 1. SOPC Builder Tutorial Software Requirements	1_1
Software Requirements	1–1 1–1
Software Requirements  Verifying Avalon-MM Slave DUT	1–1
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test	1–1
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT	
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System	
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation	
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results	
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Verifying Avalon-MM Master DUT	1-1 1-3 1-3 1-5 1-6 1-7
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Verifying Avalon-MM Master DUT  Setting Up the Test	1-11-31-31-51-51-61-7
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Verifying Avalon-MM Master DUT  Setting Up the Test  Creating an SOPC Builder Testbench for the DUT	1-11-31-31-51-51-61-71-7
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results Verifying Avalon-MM Master DUT Setting Up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System	1-1 1-3 1-3 1-5 1-5 1-5 1-6 1-7 1-7 1-7
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results Verifying Avalon-MM Master DUT Setting Up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation	1-1 1-3 1-3 1-3 1-5 1-5 1-6 1-7 1-7 1-7 1-9
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results Verifying Avalon-MM Master DUT Setting Up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System	1-1 1-3 1-3 1-3 1-5 1-5 1-6 1-7 1-7 1-7 1-9
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results Verifying Avalon-MM Master DUT Setting Up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results  Chapter 2. Qsys Tutorial	1-1 1-3 1-3 1-3 1-5 1-5 1-6 1-7 1-7 1-7 1-7 1-9 1-10
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results Verifying Avalon-MM Master DUT Setting Up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results  Chapter 2. Qsys Tutorial Software Requirements	1-1 1-3 1-3 1-3 1-5 1-5 1-5 1-6 1-7 1-7 1-7 1-10 1-10
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results Verifying Avalon-MM Master DUT Setting Up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results  Chapter 2. Qsys Tutorial Software Requirements Verifying Avalon-ST DUT	1-1 1-3 1-3 1-3 1-5 1-5 1-6 1-7 1-7 1-7 1-7 1-10 1-10
Software Requirements Verifying Avalon-MM Slave DUT Setting up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results Verifying Avalon-MM Master DUT Setting Up the Test Creating an SOPC Builder Testbench for the DUT Connecting and Generating the SOPC Builder System Running the Simulation Observing the Results  Chapter 2. Qsys Tutorial Software Requirements Verifying Avalon-ST DUT Setting up the Test	1-1 1-3 1-3 1-3 1-5 1-5 1-5 1-6 1-7 1-7 1-7 1-10 1-10 2-1 2-1
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Verifying Avalon-MM Master DUT  Setting Up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Chapter 2. Qsys Tutorial  Software Requirements  Verifying Avalon-ST DUT  Setting up the Test  Creating a Qsys System for the DUT	1-1 1-3 1-3 1-3 1-5 1-5 1-5 1-6 1-7 1-7 1-7 1-10 1-10 2-1 2-1 2-2
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Verifying Avalon-MM Master DUT  Setting Up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Chapter 2. Qsys Tutorial  Software Requirements  Verifying Avalon-ST DUT  Setting up the Test  Creating a Qsys System for the DUT  Generating a Qsys Testbench System	1-1 1-3 1-3 1-3 1-5 1-5 1-5 1-6 1-7 1-7 1-7 1-10 1-10 2-1 2-2 2-2 2-3
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Verifying Avalon-MM Master DUT  Setting Up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Chapter 2. Qsys Tutorial  Software Requirements  Verifying Avalon-ST DUT  Setting up the Test  Creating a Qsys System for the DUT  Generating a Qsys Testbench System  Setting up the Simulation Environment	1-1 1-3 1-3 1-3 1-5 1-5 1-6 1-7 1-7 1-7 1-10 1-10 1-10 1-2 1-2 1-2-2 1-2-2 1-2-3 1-2-5
Software Requirements  Verifying Avalon-MM Slave DUT  Setting up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Verifying Avalon-MM Master DUT  Setting Up the Test  Creating an SOPC Builder Testbench for the DUT  Connecting and Generating the SOPC Builder System  Running the Simulation  Observing the Results  Chapter 2. Qsys Tutorial  Software Requirements  Verifying Avalon-ST DUT  Setting up the Test  Creating a Qsys System for the DUT  Generating a Qsys Testbench System	1-1 1-3 1-3 1-3 1-5 1-5 1-6 1-7 1-7 1-7 1-10 1-10 2-1 2-2 2-3 2-5 2-5

#### **Additional Information**

Document Revision History	Info-1
How to Contact Altera	Info-1
Typographic Conventions	Info-2



# Section I. Introduction to Avalon Verification IP Suite

The Avalon® Verification IP Suite provides bus functional models (BFMs) to simulate the behavior and to facilitate the verification of IP that includes the following interfaces and components:

- Avalon Memory-Mapped (Avalon-MM) master and slave interfaces
- Avalon Streaming (Avalon-ST) source and sink interfaces
- Conduit interfaces and Avalon Tri-State conduit (Avalon-TC) interfaces
- Clock source and reset source
- Interrupt source and sink
- Custom instruction master and slave
- External memory

This suite also provides the following monitors to verify the respective Avalon protocols:

- Avalon-MM monitor
- Avalon-ST monitor

## **Advantages of Using BFMs and Monitors**

Using the Altera-provided BFMs and monitors has the following advantages:

- It accelerates the verification process by providing key components of the verification testbench.
- It provides Avalon BFM components that implement the standard Avalon-MM and Avalon-ST protocols, serving as a reference for those protocols.
- For SystemVerilog users, it provides a platform that you can use to implement constraint-driven randomized tests, including traffic scenario drivers, scoreboard and coverage facilities, and assertion checkers.

#### **Implementation of BFMs**

The Avalon Verification IP Suite BFMs (excluding Clock Source and Reset Source BFMs that are written in VHDL) are implemented in SystemVerilog. The BFM components use primarily Verilog HDL with a few basic SystemVerilog constructs that are supported by ModelSim®-Altera Edition (AE). The monitor components use the SystemVerilog Assertion (SVA) language and are supported only by simulators that support SVA, including: Modelsim-Altera Starter Edition (ASE), Synopsys VCS, and Mentor Graphics® Questa.

The Avalon Verification IP Suite also includes wrapper components so that the BFMs can also be used in VHDL verification environments with simulators that support mixed language simulation. These wrapper components are generated in SOPC Builder only. Qsys does not support VHDL simulation with any BFMs other than the Clock Source and Reset Source BFMs.

# **Application Programming Interface**

Altera provides you with a set of application programming interface (API) for each Avalon Verification IP Suite BFM that you can use to construct, instantiate, control, and query signals in all BFM components. Your test programs must use only these public access methods and events to communicate with each BFM.




While you can use methods other than the API, Altera does not guarantee continued support or backwards compatibility of custom methods.

# **Application Example of BFMs**

Figure 1–1 shows the top-level blocks in a typical testbench to verify components with Avalon-MM and Avalon-ST interfaces.

Figure 1-1. Avalon Verification IP Suite Testbench



As Figure 1–1 illustrates, it is possible to write a testbench using a traditional Verilog HDL implementation or using SystemVerilog with VMM. For illustration purposes, Figure 1–1 shows an Avalon-MM design under test (DUT) that includes both Avalon-MM master and slave interfaces, and an Avalon-ST DUT that includes both source and sink interfaces, although typical components might include a single Avalon interface.

When verifying a component with Avalon-MM or Avalon-ST interfaces, a monitor is inserted between the master or source BFM and the slave or sink interface of the DUT. A second monitor can be interposed between the slave or sink BFM and the master or source interface of the DUT. The monitors do not have to be placed between a BFM component and another component. They can be inserted anywhere in the system to provide protocol assertion checking and functional coverage reporting.

The test program drives the stimulus to the DUTs and determines whether the DUTs' behavior is correct, by analyzing the responses. The BFMs translate the test program stimuli, creating the signalling for the Avalon-MM and Avalon-ST protocols. The monitors verify Avalon protocol compliance and provide test coverage reports.

#### In This User Guide

The *Avalon Verification IP Suite User Guide* provides a reference document for each of the BFMs and Avalon Monitors. It includes the following sections:

- Section II, Clock, Reset, and Interrupt BFMs
   This section contains chapters that describe the parameters and API of the Clock Source, Reset Source, Interrupt Source, and the Interrupt Sink BFMs.
- Section III, Avalon-MM BFMs This section contains chapters that describe the parameters, functional description, and the API of the Avalon-MM Master and Slave BFMs. This section also includes a tutorial on using the Avalon-MM BFMs.
- Section IV, Avalon-ST BFMs This section contains chapters that describe the parameters, functional description, and the API of the Avalon-ST Source and Sink BFMs. This section also includes a tutorial on using the Avalon-ST BFMs.
- Section V, Conduit and External Memory BFMs This section contains chapters that describe the blocks, parameters, and API of the conduit, tri-state conduit, and the external memory BFMs.
- Section VI, Nios II Custom Instruction BFMs
   This section contains chapters that describe the blocks, parameters, and API of the Nios II custom instruction master and slave BFMs.
- Section VII, Tutorials This section contains chapters that provide tutorials on how to use the BFMs to verify IP interfaces and components in SOPC Builder and Qsys.



# Section II. Clock, Reset, and Interrupt RFMs

This section provides information about Clock Source, Reset Source, Avalon Interrupt Source, and Avalon Interrupt Sink BFMs. This section includes the following chapters:

- Chapter 1, Clock Source BFM
- Chapter 2, Reset Source BFM
- Chapter 3, Avalon Interrupt Source and Interrupt Sink BFMs



The Avalon Verification IP Suite includes a Clock Source BFM that you can use to generate a clock signal for your testbench.



The Clock Source BFM is only supported in Qsys.

#### **Parameters**

Table 1–1 lists the parameter settings for the clock signal.

#### Table 1–1. Clock Source BFM Parameter Settings

Option	Default Value	Legal Values	Description
Clock rate	10	_	Specifies the clock rate in MHz.

# **Application Program Interface**

This section describes the API for the Clock Source BFM.

#### clock\_start()

Prototype: clock\_start().

Arguments: None. Returns: void.

**Description:** Turns on the clock.

## clock\_stop()

Prototype: clock\_stop().

Arguments: None. Returns: void.

**Description:** Turns off the clock.

#### get\_run\_state()

Prototype: get\_run\_state().

Arguments: None. Returns: bit.

**Description:** Returns the state of the clock source; 1=running, 0=stop.

# get\_version()

Prototype: string get\_version().

Arguments: None.
Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

#### 2. Reset Source BFM



The Avalon Verification IP Suite includes a Reset Source BFM that you can use to generate a reset signal in your testbench.



The Reset Source BFM is only supported in Qsys.

#### **Parameters**

Table 2–1 lists the parameter settings for the reset signal.

**Table 2–1. Reset Source BFM Parameter Settings** 

Option	Default Value	Legal Values	Description
Assert reset high	On	On/Off	Specifies the polarity of the reset signal. Turn on this option to set the reset signal active high.
Cycles of initial reset	0	_	Specifies the number of cycles that the reset signal is asserted at the initial stage of the simulation.

# **Application Program Interface**

This section describes the API for the Reset Source BFM.

#### reset\_assert

Prototype: reset\_assert.

Arguments: None. Returns: void.

**Description:** Asserts the reset signal.

#### reset\_deassert

**Prototype:** reset\_deassert.

Arguments: None. Returns: void.

**Description:** Deasserts the reset signal.

# get\_version()

Prototype: string get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".



# 3. Avalon Interrupt Source and Interrupt Sink BFMs

The Avalon Verification IP Suite includes Avalon Interrupt Source and Avalon Interrupt Sink BFMs for you to generate interrupt signals in your testbench.



The Avalon Interrupt Source and Sink BFMs are only supported in Qsys.

#### **Parameters**

Table 3–1 lists the parameter settings for the interrupt signals.

Table 3–1. Avalon Interrupt Source and Avalon Interrupt Sink BFMs Parameter Settings

Option	Default Value	Legal Values	Description		
	Interrupt Source				
Assert IRQ high	On	On/Off	Specifies the polarity of the interrupt source signal. Turn on this option to change the name of the interrupt source signal port from irq to irq_n.		
IRQ width	1	1–32	Specifies the width of the interrupt source signal.		
Asynchronous IRQ	Off	On/Off	Specifies whether the interrupt signal is asserted or deasserted immediately after an API call or one clock cycle after an API call. Turn on this option to allow changes to the interrupt signal immediately after an API call or turn off this option to allow changes to the interrupt signal on the next clock edge.		
Interrupt Sink					
Assert IRQ high	On	On/Off	Specifies the polarity of the interrupt sink signal. Turn on this option to change the name of the interrupt sink signal port from irq to irq_n.		
IRQ width	1	1–32	Specifies the width of the interrupt sink signal.		

# **Application Program Interface**

This section describes the API for the Avalon Interrupt Source and Avalon Interrupt Sink BFMs.

# clear\_irq()

Prototype: int clear\_irq().
Arguments: int interrupt\_bit.

Returns: void.

**Description:** Asserts the interrupt signal and sets the interrupt signal to 0, regardless of the value you

set for Assert IRQ high in the parameter editor.

Prototype: get\_irg().

Returns: logic[AV\_IRQ\_W-1:0].

None.

**Description:** Returns the current value of the register holding the latched interrupt signal.

#### get\_version()

**Arguments:** 

Prototype: string get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

#### set\_irq()

Prototype: set\_irq().

Arguments: int interrupt\_bit.

Returns: void.

**Description:** Asserts the interrupt signal and sets the interrupt signal to 1, regardless of the value you

set for Assert IRQ high in the parameter editor.

# **Section III. Avalon-MM BFMs**



This section provides information about Avalon-MM BFMs. This section includes the following chapters:

- Chapter 1, Avalon-MM Master BFM
- Chapter 2, Avalon-MM Master BFM with Avalon-ST API Wrapper
- Chapter 3, Avalon-MM Slave BFM
- Chapter 4, Avalon-MM Slave BFM with Avalon-ST API Wrapper
- Chapter 5, Avalon-MM Monitor

III-2 Section III: Avalon-MM BFMs



The Avalon-MM Master BFM implements the Avalon-MM interface protocol, including: read, write, burst read, and burst write. Figure 1–1 shows the top-level modules for a typical testbench that uses the Avalon-MM BFM to verify an Avalon-MM slave component. In addition to the Altera-provided Avalon-MM Master BFM component, the typical testbench includes a test program and the DUT that includes an Avalon-MM slave interface. The Altera-provided Avalon-MM BFM highlights any misinterpretation of the protocol implemented by the DUT that might be missed in a testbench designed by a single engineer.

The BFMs allow illegal transactions so that you can test the error-handling functionality of your DUT; consequently, the BFMs cannot be relied upon to guarantee protocol compliance. The Avalon Monitors components verify protocol compliance.




Figure 1-1. Top-Level Module to Verify an Avalon-MM Slave Device

- For more information about the Avalon-MM specification supported in SOPC Builder, refer to the *Avalon Interface Specifications (version 1.3)*.
- For more information about the Avalon-MM specification supported in Qsys, refer to the Avalon Interface Specifications (version 2.0).

## **Functional Description**

This section provides a functional description of the Avalon-MM Master BFM. It includes the following topics:

- "Timing" on page 1–2
- "Block Diagram" on page 1–5

# **Timing**

The timing diagram in Figure 1–2 illustrates the sequence of events for an Avalon-MM Master BFM driving interleaved writes and reads when the readdatavalid signal is present. This diagram serves as a reference for the following discussion of API and events.

Figure 1–2. Avalon-MM Master Driving Interleaved Write and Read Transactions




Table 1–1 lists the annotations used in Figure 1–2.

Table 1–1. Key to Annotations in Figure 1–2

Symbol	Description				
T <sub>init</sub>	The initial command latency, which is two cycles for transactions 1 and 2. This time is set by the API command set_command_init_latency.				
T <sub>wt_1</sub>	The response wait time, which is three cycles. This time is determined by the number of cycles that the waitrequest signal is asserted by the slave. The program gets this value using the get_response_wait_time command.				
T <sub>wr</sub>	waitrequest is always sampled #1 after the falling edge of clk.				
T <sub>idle</sub>	The idle time after each transaction. This time is set by the command set_command_idle.				
т	The response latency for the first read, which is three cycles. This is the time between when the read command is accepted, and the read response is provided by the slave. The program gets this time using the get_response_latency command.				
T <sub>rl_1</sub>	Note if the Avalon-MM slave component has defined a fixed read latency by defining the readLatency interface property, the readdatavalid signal is not used. For more information refer to the <i>Avalon Intelligence</i> Specifications.				
T <sub>rl_2</sub>	The response latency for the second read, which is three cycles. The program gets this time using the get_response_latency command.				
T <sub>wrl_1</sub>	The write response latency for the first write, which is three cycles. This is the time between when the write command is accepted, and the write response is provided by the slave. The program gets this time using the get_response_latency command.				
S <sub>ci_1</sub> -S <sub>ci_4</sub>	Signals when write or read commands are presented on the interface. The event name is signal_command_issued.				
S <sub>rc_1</sub> ,S <sub>rc_3</sub>	Signals write responses. The event name is signal_response_complete.				
S <sub>rc_2</sub> ,S <sub>rc_4</sub>	Signals read responses. The event name is signal_response_complete.				
S <sub>atc</sub>	Signals the end of the test. The event name is signal_all_transactions_complete				
T <sub>ID_1</sub> -T <sub>ID_4</sub>	Reference number to identify each read or write transaction.				
ID_1, ID_3	Reference number to identify each write transaction.				
ID_2, ID_4	Reference number to identify each read transaction.				

**Functional Description** 

The timing diagram in Figure 1–3 shows the sequence of events for an Avalon-MM Master BFM driving a write followed by a read when the readdatavalid signal is not present.

Figure 1-3. Avalon-MM Master Driving Write and Read Transactions with No readdatavalid Signal




Table 1–2 lists the annotations used in Figure 1–3.

Table 1–2. Key to Annotations in Figure 1–3 (Part 1 of 2)

Symbol	Description
T <sub>init</sub>	The initial command latency, which is two cycles for transactions 1 and 2. This time is set by the API command set_command_init_latency.
T <sub>wt_1</sub>	The response wait time, which is three cycles. This time is determined by the number of cycles that the waitrequest signal is asserted by the slave. The program gets this value using the get_response_wait_time command.
T <sub>wt_2</sub>	The response wait time for the first read, which is two cycles. This time is determined by the number of cycles that the waitrequest signal is asserted by the slave. The program gets this value using the get_response_wait_time command.
T <sub>wr</sub>	waitrequest is always sampled #1 after the falling edge of clk.
T <sub>idle</sub>	The idle time after a transaction. This time is set by the command set_command_idle.

Table 1–2. Key to Annotations in Figure 1–3 (Part 2 of 2)


Symbol	Description
S <sub>ci_1</sub> -S <sub>ci_2</sub>	Signals when write and read commands are presented on the interface. The event name is signal_command_issued.
S <sub>rc_1</sub>	Signals the first read response. The event name is signal_response_complete.
S <sub>atc</sub>	Signals the end of the test. The event name is signal_all_transactions_complete.

#### **Block Diagram**

Figure 1–4 shows a block diagram of the Avalon-MM Master BFM. As this figure illustrates, the BFM includes the following major blocks:

- Avalon-MM Master API—Provides methods to create Avalon-MM transactions and query the state of all queues.
- Command Descriptor—Accumulates the fields of an Avalon-MM command transaction using the set\_command API calls and inserts completed commands onto the pending command queue.
- Avalon-MM Interface Driver—Issues transfers to the system interconnect fabric and holds each transfer until waitrequest is deasserted. For burst transfers, there is a separate transfer for each word of the burst. The system interconnect fabric can assert waitrequest for each word of the burst, as necessary.
- Timestamp Counter—Records a timestamp with commands for use in timing calculations. The driver and monitor both use the timestamp counter for timing calculations.
- Avalon-MM Interface Monitor—Monitors the system interconnect fabric and records responses for read transfers in the response queue.
- Response Descriptor—Collects information about completed transactions using the get\_response\_<rolename> API calls. The testbench uses this information for further analysis.
- Public Events—Provides status response that arrives together with the data. The public event signals indicate the status of the Master's request such as successful completion, timeout, or error.

Figure 1-4. Block Diagram of the Avalon-MM Master BFM



## **Parameters**

The Avalon-MM BFM supports the full range of signals defined for the Avalon-MM master interface. You can customize the Avalon-MM master interface using the parameters described in Table 1–3.

Table 1–3. Parameters for the Avalon-MM Master BFM (Part 1 of 2)

Parameter	Default Value	Legal Values	Description
		Port	Widths
Address width	32	_	Address width in bits.
Symbol width	8	_	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.
Read Response width	8	_	Read response signal width in bits.
Write Response width	8	_	Write response signal width in bits.
		Para	meters
Number of symbols	4	_	Number of symbols per word.
Burstcount width	3	_	The width of the burst count in bits.
Port Enables			
Use the read signal	On	On/Off	When <b>On</b> , the interface includes a read pin.
Use the write signal	On	On/Off	When <b>On</b> , the interface includes a write pin.
Use the address signal	On	On/Off	When <b>On</b> , the interface includes address pins.
Use the byteenable signal	On	On/Off	When <b>On</b> , the interface includes byteenable pins.
Use the burstcount signal	On	On/Off	When <b>On</b> , the interface includes burstcount pins.
Use the readdata signal	On	On/Off	When <b>On</b> , the interface includes a readdata pin.
Use the readdatavalid signal	On	On/Off	When <b>On</b> , the interface includes a readdatavalid pin.
Use the writedata signal	On	On/Off	When <b>On</b> , the interface includes a writedata pin.
Use the begintransfer signal	Off	On/Off	When <b>On</b> , the interface includes writedata pins
Use the beginbursttransfer signal	Off	On/Off	When <b>On</b> , the interface includes a beginbursttransfer pins.
Use the arbiterlock signal	Off	On/Off	When <b>On</b> , the interface includes an arbiterlock pin.
Use the lock signal	Off	On/Off	When <b>On</b> , the interface includes a lock pin.
Use the debugaccess signal	Off	On/Off	When On, the interface includes a debugaccess pin.
Use the waitrequest signal	On	On/Off	When <b>On</b> , the interface includes a waitrequest pin.
Use the transactionid signal	Off	On/Off	When <b>On</b> , the interface includes a transactionid pin.
Use the write response signals	Off	On/Off	When <b>On</b> , the interface includes a writeresponse pin.
Use the read response signals	Off	On/Off	When <b>On</b> , the interface includes a readresponse pin.
Use the clken signals	Off	On/Off	When <b>On</b> , the interface includes a clken pin.
Port Polarity			
Assert reset high	On	On/Off	When <b>On</b> , reset is asserted high.
Assert waitrequest high	On	On/Off	When <b>On</b> , waitrequest is asserted high.
Assert read high	On	On/Off	When <b>On</b> , read is asserted high.
· · · · · · ·		- /	,

Table 1–3. Parameters for the Avalon-MM Master BFM (Part 2 of 2)

Parameter	Default Value	Legal Values	Description		
Assert write high	On	On/Off	When <b>On</b> , write is asserted high.		
Assert byteenable high	On	On/Off	When <b>On</b> , byteenable is asserted high.		
Assert readdatavalid high	On	On/Off	When <b>On</b> , readdatavalid is asserted high.		
Assert arbiterlock high	On	On/Off	When <b>On</b> , arbiterlock is asserted high.		
Assert lock high	On	On/Off	When <b>On</b> , lock is asserted high.		
	Burst Attributes				
Linewrap burst	On	On/Off	When <b>On</b> , the address for bursts wraps instead of an incrementing. With a wrapping burst, when the address reaches a burst boundary, it wraps back to the previous burst boundary such that only the low order bits need to be used for addressing.		
Burst on burst boundaries only	On	On/Off	When <b>On</b> , memory bursts are aligned to the address size.		
		Misce	llaneous		
Maximum pending reads	1	_	The maximum number of pending reads that can be queued by the slave.		
Fixed read latency (cycles)	1	_	Sets the read latency for fixed-latency slaves. Not used on interfaces that include the readdatavalid signal.		
		Tir	ning		
Fixed read wait time (cycles)  1  For master interfaces that do not use the waitrequest signal, the read wait time indicates the number of cycles before the master responds to a read. The timing is as if the master asserted waitrequest for this number of cycles.					
Fixed write wait time (cycles)	0	_	For master interfaces that do not use the waitrequest signal, the write wait time indicates the number of cycles before the master accepts a write.		
Registered waitrequest	Off	On/Off	Specifies whether to turn on the register stage.		
Registered Incoming Signals	Off	On/Off	Specifies whether to register incoming signals.		
Interface Address Type					
Set master interface address type to symbols or words	WORDS	WORDS/ SYMBOLS	Sets slave interface address type to symbols or words.		
API Streaming Interface (Note 1)					
Width of API interface data signal	64	_	The width of the data signal.		
Width of API return interface data signal	64	_	The width of the return interface data signal.		

#### Note to Table 1-3:

(1) This interface is required only for the Avalon-MM Master BFM with Avalon-ST API Wrapper that is used in mixed language simulations.

# **Application Program Interface**

This section describes the API for the Avalon-MM Master BFM.

# all\_transactions\_complete()

Prototype: bit all\_transactions\_complete().

Arguments: None. Returns: bit.

**Description:** Queries the BFM component to determine whether all issued commands have been

completed. A return value of 1 means that there are no more transactions in the

transaction queue or in progress.

## get\_command\_issued\_queue\_size()

Prototype: int get\_command\_issued\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the issued command queue to determine the number of commands that have

been driven to the system interconnect fabric, but not completed.

## get\_command\_pending\_queue\_size()

Prototype: int get\_command\_pending\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the command queue to determine number of pending commands waiting to be

driven out as Avalon requests.

# get\_read\_response\_queue\_size()

Prototype: int get\_read\_response\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the read response queue to determine number of response descriptors currently

stored in the BFM. This is the number of responses the test program can immediately

remove from the response queue for further processing.

# get\_response\_address()

**Prototype:** bit [AV\_ADDRESS\_W-1:0] get\_response\_address().

Arguments: None. Returns: bit.

**Description:** Returns the transaction address in the response descriptor that has been removed from

the response queue.

## get\_response\_byte\_enable()

**Prototype:** bit [AV\_NUMSYMBOLS-1:0] get\_response\_byte\_enable(int index).

Arguments: index. Returns: bit.

**Description:** Returns the value of the byte enables in the response descriptor that has been removed

from the response queue. Each cycle of a burst response is addressed individually by

the specified index.

## get\_response\_burst\_size()

Prototype: bit [AV\_BURSTCOUNT\_W-1:0]get\_response\_burst\_size ().

Arguments: None. Returns: bit.

**Description:** Returns the size of the response transaction burst count in the response descriptor that

has been removed from the response queue.

## get response data()

**Prototype:** bit [AV\_DATA\_W-1:0] get\_response\_data(int index).

Arguments: index.

Returns: bit.

**Description:** Returns the transaction read data in the response descriptor that has been removed

from the response queue. Each cycle in a burst response is addressed individually by the specified index. In the case of read responses, the data is the data captured on the avm\_readdata interface pin. In the case of write responses, the data on the driven

avm\_writedata pin is captured and reflected here.

# get\_response\_latency()

**Prototype:** int get\_response\_latency(int index).

Arguments: index. Returns: bit.

**Description:** Returns the transaction read latency in the response descriptor that has been removed

from the response queue. Each cycle in a burst read has its own latency entry.

# get\_response\_queue\_size()

Prototype: int get\_response\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the response queue to determine number of response descriptors currently

stored in the BFM. This is the number of responses the test program can immediately

remove from the response queue for further processing.

## get\_response\_read\_id()

**Prototype:** [AV\_TRANSACTIONID\_W-1:0] get\_response\_read\_id().

Arguments: None.

**Returns:** AvalonTransactionId\_t.

**Description:** Returns the read id of the transaction in the response descriptor that has been removed

from the response queue.

## get\_response\_read\_response()

Prototype: bit[2\*\*(AV\_BURSTCOUNT\_W-1) - 1:0] [AV\_READRESPONSE\_W-1:0]

get\_response\_read\_response(int index).

**Arguments:** int index.

Returns: AvalonReadResponse\_t.

**Description:** Returns the transaction read status in the response descriptor that has been removed

from the response queue.

## get\_response\_request()

Prototype:
enum int[REQ\_READ = 0, REQ\_WRITE = 1, RED\_IDLE = 2]

get\_response\_request().

Arguments: None.

Returns: Request t.

**Description:** Returns the transaction command type in the response descriptor that has been

removed from the response queue.

# get\_response\_wait\_time()

Prototype: int get\_response\_wait\_time(int index).

Arguments: index. Returns: int.

**Description:** Returns the wait latency for transaction in the response descriptor that has been

removed from the response queue. Each cycle in a burst has its own wait latency entry.

# get\_response\_write\_id()

Prototype: bit [AV\_TRANSACTIONID\_W-1:0] get\_response\_write\_id().

Arguments: None.

**Returns:** AvalonTransactionId\_t.

**Description:** Returns the write id of the transaction in the response descriptor that has been removed

from the response queue.

## get\_response\_write\_response()

Prototype: bit [2\*\*(AV\_BURSTCOUNT\_W-1)-1:0] [AV\_WRITERESPONSE\_W-1:0]

get\_response\_write\_response(int index).

Arguments: int index.

Returns: AvalonWriteResponse\_t.

**Description:** Returns the transaction write status in the response descriptor that has been removed

from the response queue.

## get\_write\_response\_queue\_size()

Prototype: int get\_write\_response\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the write response queue to determine number of response descriptors

currently stored in the BFM. This is the number of responses the test program can

immediately pop off the response queue for further processing.

## get\_version()

Prototype: string get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

# init()

Prototype: init.
Arguments: None.
Returns: void.

**Description:** Initializes the Avalon-MM master interface.

# pop\_response()

Prototype: void pop\_response().

Arguments: None. Returns: void.

**Description:** Removes the oldest response descriptor from the response queue, such that transaction

information is available using the get\_response\_<*rolename*> commands.

## push\_command()

Prototype: void push\_command().

Arguments: None. Returns: void.

**Description:** Inserts the fully populated transaction descriptor onto the pending transaction

command queue.

## set\_clken()

Prototype: void set\_clken(bit state).

Arguments: bit state.
Returns: void.

**Description:** Sets the assertion and deassertion of the clock enable signal.

## set\_command\_address()

**Prototype:** void set command address(bit[AV ADDRESS W-1:0]addr)

Arguments: addr.
Returns: void.

**Description:** Sets the transaction address in the command descriptor.

## set command arbiterlock()

Prototype: void set\_command\_arbiterlock (bit state).

Arguments: bit state.
Returns: void.

**Description:** Controls the assertion or deassertion of the arbiterlock interface signal. The arbiterlock

control is on the transaction boundaries and is not used when the Avalon-MM Master

BFM is operating in burst mode.

# set command byte enable()

**Prototype:** void set\_command\_byte\_enable(bit[AV\_NUMSYMBOLS-1:0] byte\_enable, int

index).

Arguments: byte\_enable.

index.

Returns: void.

**Description:** Sets the transaction byte enable field for the cycle of the burst command descriptor

indicated by index. This field applies to both read and write operations.

## set\_command\_burst\_count()

**Prototype:** void set\_command\_burst\_count(bit[AV\_BURSTCOUNT\_W-1:0] burst\_count).

Arguments: burst\_count.

Returns: void.

**Description:** Sets the value driven on the Avalon interface burstcount pin. Generates a warning

message if the specified burst\_count is out of range. Not available if the

USE\_BURSTCOUNT parameter is false.

## set\_command\_burst\_size()

**Prototype:** void set\_command\_burst\_size (bit[AV\_BURSTCOUNT\_W-1:0] burst\_size).

Arguments: burst\_size.

Returns: void.

**Description:** Sets the transaction burst count in the command descriptor to determine the number of

words driven on the write burst command. The value might be different from the value

 $specified \ in \ \mathtt{set\_command\_burst\_count} \ to \ generate \ illegal \ traffic \ for \ testing.$ 

Generates a warning if the value is different.

## set\_command\_data()

Prototype: void set\_command\_data(bit[AV\_DATA\_W-1:0] data, int index).

 $\begin{array}{c} \text{data.} \\ \text{index.} \end{array}$ 

Returns: void.

**Description:** Sets the transaction write data in the command descriptor. For burst transactions, the

command descriptor holds an array of data, with each element individually set by this

method.

# set\_command\_debugaccess()

**Prototype:** void set\_command\_debugaccess.

Arguments: bit state.

Returns: void.

**Description:** Controls the assertion or deassertion of the debugaccess interface signal. The

debugaccess control is on transaction boundaries.

## set\_command\_idle()

**Prototype:** void set\_command\_idle(int idle, int index).

Arguments: int idle.

int index.

Returns: void.

**Description:** Sets idle cycles at the end of each transaction cycle. In the case of read commands, idle

cycles are inserted at the end of the command cycle. In the case of burst write

commands, idle cycles are inserted at the end of each write data cycle within the burst.

## set\_command\_init\_latency()

**Prototype:** void set\_command\_init\_latency(int cycles).

Arguments: cycles.
Returns: void.

**Description:** Sets the number of cycles to postpone the start of a command.

## set\_command\_lock()

Prototype: void set\_command\_lock (bit state).

Arguments: bit state.
Returns: void.

**Description:** Controls the assertion or deassertion of the lock interface signal. The lock control is on

the transaction boundaries and is not used when the Avalon-MM Master BFM is

operating in burst mode.

# set\_command\_request()

**Prototype:** void set\_command\_request(Request\_t request).

Arguments: Request\_t request.

Returns: void.

**Description:** Sets the transaction type to read or write in the command descriptor. The enumeration

type defines  $REQ_READ = 0$  and  $REQ_WRITE = 1$ .

# set\_command\_timeout()

Prototype: void set\_command\_timeout(int cycles).

**Arguments:** int cycles.

Returns: void.

**Description:** Sets the number of elapsed cycles between waiting for a waitrequest and when time

out is asserted. Disables time-out by setting the value to 0.

## set\_command\_transaction\_id()

**Prototype:** void set\_command\_transaction\_id(bit[AV\_TRANSACTIONID\_W-1:0] id).

**Arguments:** AvalonTransactionId\_t id.

Returns: void.

**Description:** Sets the transaction id number in the command descriptor.

## set\_command\_write\_response\_request()

**Prototype:** void set\_command\_write\_response\_request (logic request).

Arguments: logic request.

Returns: void.

**Description:** Sets the flag that enables or disables the write response requests in the command

descriptor.

## set\_max\_command\_queue\_size()

**Prototype:** void set max command queue size(int size).

Arguments: int size. Returns: void.

**Description:** Sets the pending command queue size maximum threshold.

# set\_min\_command\_queue\_size()

**Prototype:** void set\_min\_command\_queue\_size(int size).

Arguments: int size.

Returns: void.

**Description:** Sets the pending command queue size minimum threshold.

# set\_response\_timeout()

**Prototype:** void set\_response\_timeout(int cycles).

Arguments: int cycles.

Returns: void.

**Description:** Sets the number of cycles that may elapse before response time out. Disable time-out by

setting the value to 0.

# signal\_all\_transactions\_complete

**Prototype:** signal\_all\_transactions\_complete.

Arguments: None. Returns: void.

**Description:** Signals that all queued transactions have completed.

## signal\_command\_issued

**Prototype:** signal\_command\_issued.

Arguments: None. Returns: void.

**Description:** Signals that the currently pending command has been driven to the interface.

## signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

**Arguments:** None. **Returns:** void.

**Description:** Notifies the testbench that a fatal error has occured in this module.

## signal max command queue size

**Prototype:** signal\_max\_command\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the maximum pending transaction queue size threshold has been exceeded.

## signal\_min\_command\_queue\_size

**Prototype:** signal\_min\_command\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the pending transaction queue size is below the minimum threshold.

# signal\_read\_response\_complete()

**Prototype:** signal\_read\_response\_complete.

Arguments: None. Returns: void.

**Description:** Signals that the read response has been received and inserted into the response queue.

# signal\_response\_complete()

**Prototype:** signal\_response\_complete.

Arguments: None. Returns: void.

**Description:** Triggers when either signal\_read\_response\_complete or

signal\_write\_response\_complete is triggered.

## signal\_write\_response\_complete()

**Prototype:** signal\_write\_response\_complete.

Arguments: None. Returns: void.

**Description:** Signals that the write response has been received and inserted into the response queue.



# 2. Avalon-MM Master BFM with Avalon-ST API Wrapper

The Avalon-MM Master BFM with Avalon-ST API Wrapper provides an alternative way for the Avalon-MM Master BFM API to support VHDL testbenches. You can use the Avalon-MM Master BFM with Avalon-ST API Wrapper in HDL simulators that support mixed language simulation.



The API wrapper is only supported in SOPC Builder. The API wrapper cannot be generated in Qsys to create VHDL simulation models.

The Avalon-MM Master BFM with Avalon-ST API Wrapper component is implemented in SystemVerilog and uses an API wrapper to cast the Avalon-MM Master BFM's method calls and returns into signals that are carried on the call and return interface ports. To call a method, the method identifier is inserted into the BFM wrapper component via the channel field; the data is the arguments for the method. After the method is complete, the data field transports the arguments for the method call. The response is returned on the response Avalon-ST interface, and that Avalon-ST data signal carries the return value. The wrapper is necessary because VHDL can only access ports and does not support the method calls across hierarchical boundaries used in the Avalon-MM Master BFM field. Figure 2–1 provides a high-level view the VHDL testbench communicating with the BFM.

Testbench Using Mixed-Language Simulator Avalon-MM Master BFM with Avalon-ST Wrapper **API Call** Avalon-MM Master BFM Translator Interface API Methods API Calls and Returns (Tasks & Functions Ports to References SystemVerilog) Avalon-ST Avalon-ST Avalon-MM **Function Function** Returns Calls Avalon-MM Slave Test Program VHDL VHDL

Figure 2-1. Avalon-MM Master BFM with Avalon-ST Wrapper

In Figure 2–1, the API call interface and Avalon-ST call and return interface operate in separate clock domains with av\_clk synchronizing the FPGA logic and api\_clk synchronizing the Avalon-ST translation interface. The Avalon-ST interface, which is not part of the actual hardware design, operates at much higher frequencies than the Avalon-MM Master BFM interface, enabling 1000 API calls and returns to be issued to the BFM per Avalon clock cycle.

For every function call in the BFM, there is a channel identifier that stores the fixed mapping between channel number and the function.

<\$iinstall\_dir>/ip/altera/sopc\_builder\_ip/verification/lib/
altera\_avalon\_components\_pkg.vhd defines the following function calls:

- MM\_MSTR\_INIT
- MM\_MSTR\_SET\_RESP\_TIMEOUT
- MM\_MSTR\_SET\_CMD\_TIMEOUT
- MM\_MSTR\_ALL\_TRANS\_COMPLETE
- MM\_MSTR\_GET\_CMD\_ISSUE\_QUEUE\_SIZE
- MM\_MSTR\_GET\_CMD\_PEND\_QUEUE\_SIZE
- MM\_MSTR\_GET\_RESP\_QUEUE\_SIZE
- MM MSTR PUSH CMD
- MM MSTR POP RESP
- MM\_MSTR\_SET\_CMD\_DATA
- MM\_MSTR\_SET\_CMD\_ADDRESS
- MM\_MSTR\_SET\_CMD\_BYTE\_ENABLE
- MM\_MSTR\_SET\_CMD\_BURST\_COUNT
- MM\_MSTR\_SET\_CMD\_IDLE
- MM\_MSTR\_SET\_CMD\_REQUEST
- MM\_MSTR\_SET\_CMD\_RESERVED\_1
- MM MSTR GET RESP REQUEST
- MM\_MSTR\_GET\_RESP\_DATA
- MM\_MSTR\_GET\_RESP\_ADDRESS
- MM\_MSTR\_GET\_RESP\_BYTE\_ENABLE
- MM\_MSTR\_GET\_RESP\_BURST\_SIZE
- MM\_MSTR\_GET\_RESP\_LATENCY
- MM\_MSTR\_GET\_RESP\_WAIT\_TIME
- MM\_MSTR\_SET\_CMD\_INIT\_LATENCY
- MM\_MSTR\_SET\_CMD\_BURST\_SIZE

With the exception of the API wrapper, the Avalon-MM Master BFM with Avalon-ST API Wrapper component is identical to the Avalon-MM Master BFM. For more information about this component, refer to Chapter 1, Avalon-MM Master BFM.

## 3. Avalon-MM Slave BFM



The Avalon-MM Slave BFM implements the slave side of the Avalon-MM interface protocol. This is a standard memory-mapped protocol including reads and writes typical of simple peripherals and the reads, writes, burst reads, and burst writes for typical memory devices. This BFM also includes a procedural interface to monitor incoming commands, pass these to the test program, accept response transactions from the test program, and drive responses.

Figure 3–1 shows the top-level modules for a testbench that uses the Avalon-MM Slave BFM to verify an Avalon-MM Master device. In addition to the Altera-provided Avalon-MM Slave BFM, the example testbench shown in Figure 3–1 includes a test program and the DUT. The test program, written in HDL, programs the Avalon-MM master to issue Avalon-MM transactions, programs the Avalon-MM Slave BFM to respond, and analyzes the results.

The BFMs allow illegal response transactions so that you can test the error-handling functionality of your DUT; consequently, the BFMs cannot be relied upon to guarantee protocol compliance. The Avalon Monitors components verify protocol compliance.




Figure 3-1. Top-Level Module to Verify an Avalon-MM Master

- For more information about the Avalon-MM specification supported in SOPC Builder, refer to the *Avalon Interface Specifications (version 1.3)*.
- For more information about the Avalon-MM specification supported in Qsys, refer to the *Avalon Interface Specifications (version 2.0)*.

# **Functional Description**

This section provides a functional description of the Avalon-MM Master BFM. It includes the following topics:

- "Timing" on page 3–3
- "Block Diagram" on page 3–6

# **Timing**

The timing diagram in Figure 3–2 illustrates the sequence of events for an Avalon-MM Slave BFM responding to interleaved writes and reads when the readdatavalid signal is present.

Figure 3–2. Avalon-MM Slave Responding to Interleaved Write and Read Transactions




Table 3–1. Key to Annotations in Figure 3–2

Symbol	Description						
T <sub>wt_1</sub>	The response wait time, which is three cycles. The slave sets this value using the set_interface_wait_time command.						
T <sub>wr</sub>	waitrequest is sampled #1 after the falling edge of clk.						
T <sub>wt_2</sub>	The response wait time for the first read, which is two cycles. The slave sets this value using the set_interface_wait_time command.						
S <sub>cr_1</sub> -S <sub>cr_2</sub>	Signals when read commands were received. The event name is signal_command_received.						
T <sub>rl_1</sub> ,T <sub>rl_2</sub>	The response latency for the reads, which is three cycles. The slave sets this time using the set_response_latency command.						
T <sub>wrl_1</sub>	The write response latency for the first write, which is three cycles. This is the time between when the write command is accepted, and the write response is provided by the slave. T						
S <sub>rc_1</sub> ,S <sub>rc_3</sub>	Signals write responses. The event name is signal_response_issued.						
S <sub>rc_2</sub> ,S <sub>rc_4</sub>	Signals read responses. The event name is signal_response_issued.						
$T_{ID\_1}-T_{ID\_4}$	Reference number to identify each read or write transaction.						
ID_1, ID_3	Reference number to identify write transactions.						
ID_2, ID_4	Reference number to identify read transactions.						

The timing diagram in Figure 3–3 illustrates the sequence of events for an Avalon-MM Slave BFM receiving a write followed by a read when the readdatavalid signal is not present.

Figure 3-3. Avalon-MM Slave Receiving Write and Read Commands with No readdatavalid Signal




Table 3–2 lists the annotations used in Figure 3–3.

Table 3–2. Key to Annotations in Figure 3–3 (Part 1 of 2)

Symbol	Description						
T <sub>i</sub>	The initial command latency which is two cycles for transactions 1 and 2.						
T <sub>wt_1</sub>	The response wait time which is three cycles. The master gets this value using the get_response_wait_time command.						
T <sub>wt_2</sub>	The response wait time for the first read, which is two cycles. The slave sets this value using the set_interface_wait_time command.						
T <sub>wr</sub>	waitrequest is sampled #1 after the falling edge of clk.						
T <sub>rl_1</sub>	The response latency for the first read, which is zero cycles. The master gets this time using the get_response_latency command.						
S <sub>cr_1</sub> , S <sub>cr_2</sub>	Signals write and read commands. The event name is signal_command_issued.						

Table 3–2. Key to Annotations in Figure 3–3 (Part 2 of 2)


Symbol	Description				
S <sub>rc_1</sub>	Signals the first read response. The event name is signal_response_complete.				
S <sub>atc</sub>	Signals the end of the test. The event name is signal_all_transactions_complete				

## **Block Diagram**

Figure 3–4 shows a block diagram of the Avalon-MM Slave BFM. The BFM includes the following major blocks:

- Avalon-MM Slave API—Provides methods to get commands and create responses to commands from the Avalon-MM master (DUT).
- Command Descriptor—Accumulates the fields of a command sent by the Avalon-MM master and sends completed commands to the Avalon-MM Slave BFM when requested.
- Avalon-MM Interface Monitor—Monitors activity coming from the Avalon-MM Master (DUT) and stores commands in the Client Command Queue.
- Response Generator and Data Cache—In memory\_mode the Slave BFM models a single port RAM. A write operation stores the data in an associative array and generates no response. A read operation fetches data from the array and drives it on the response side of the Avalon interface. This mode simplifies loopback testing.
- Avalon-MM Slave Interface Driver—Drives responses to the system interconnect fabric. For burst transfers, there is a separate transfer for each word of the burst. The client testbench can instruct the Slave BFM to assert waitrequest for each word of the burst to test the functionality of the Avalon-MM master.
- Public Events—Provides status response that arrives together with the data. The public event signals indicate the status of the Master's request such as successful completion, timeout, or error.

Figure 3-4. Avalon-MM Slave BFM Block Diagram



# **Parameters**

The Avalon-MM Slave BFM supports the full range of signals defined for the Avalon-MM slave interface. You can customize the Avalon-MM slave interface using the parameters described in Table 3–3.

Table 3–3. Parameters for the Avalon-MM Slave BFM (Part 1 of 2)

Parameter	Default Value	Legal Values	Description		
		Port	Widths		
Address width	32	_	Address width in bits.		
Symbol width	8	_	Data symbol width in bits. Set AV_SYMBOL_W to 8 for byte-oriented interfaces.		
Read Response width	8	_	Read status response width in bits.		
Write Response width	8	_	Write status response width in bits.		
Parameters					
Number of symbols	4	_	Number of symbols per word.		
Burstcount width	3	_	The width of the burst count in bits.		
Port Enables					
Use the read signal	On	On/Off	When <b>On</b> , the interface includes a read pin.		
Use the write signal	On	On/Off	When <b>On</b> , the interface includes a write pin.		
Use the address signal	On	On/Off	When <b>On</b> , the interface includes address pins.		
Use the byte enable signal	On	On/Off	When <b>On</b> , the interface includes byte_enable pins.		
Use the burstcount signal	On	On/Off	When <b>On</b> , the interface includes burstcount pins.		
Use the readdata signal	On	On/Off	When <b>On</b> , the interface includes a readdata pin.		
Use the readdatavalid signal	On	On/Off	When <b>On</b> , the interface includes a readdatavalid pin.		
Use the writedata signal	On	On/Off	When <b>On</b> , the interface includes a writedata pin.		
Use the begintransfer signal	Off	On/Off	When <b>On</b> , the interface includes writedata pins.		
Use the beginbursttransfer signal	Off	On/Off	When <b>On</b> , the interface includes a beginbursttransfer pin.		
Use the arbiterlock signal	Off	On/Off	When <b>On</b> , the interface includes an arbiterlock pin.		
Use the lock signal	Off	On/Off	When <b>On</b> , the interface includes a lock pin.		
Use the debugaccess signal	Off	On/Off	When <b>On</b> , the interface includes a debugaccess pin.		
Use the waitrequest signal	On	On/Off	When <b>On</b> , the interface includes a waitrequest pin.		
Use the transactionid signal	Off	On/Off	When <b>On</b> , the interface includes a transactionid pin.		
Use the write response signals	Off	On/Off	When <b>On</b> , the interface includes a writeresponse pin.		
Use the read response signals	Off	On/Off	When <b>On</b> , the interface includes a readresponse pin.		
Use the clken signals	Off	On/Off	When <b>On</b> , the interface includes a clken pin.		
Port Polarity					
Assert reset high	On	On/Off	When <b>On</b> , reset is asserted high.		
Assert waitrequest high	On	On/Off	When <b>On</b> , waitrequest is asserted high.		
Assert read high	On	On/Off	When <b>On</b> , read is asserted high.		
Assert write high	On	On/Off	When <b>On</b> , write is asserted high.		

Table 3–3. Parameters for the Avalon-MM Slave BFM (Part 2 of 2)

Parameter	Default Value	Legal Values	Description		
Assert byteenable high	On	On/Off	When <b>On</b> , byteenable is asserted high.		
Assert readdatavalid high	On	On/Off	When <b>On</b> , readdatavalid is asserted high.		
Assert arbiterlock high	On	On/Off	When <b>On</b> , arbiterlock is asserted high.		
Assert lock high	On	On/Off	When <b>On</b> , lock is asserted high.		
Burst Attributes					
Linewrap burst	On	On/Off	When <b>On</b> , the address for bursts wraps instead of an incrementing. With a wrapping burst, when the address reaches a burst boundary, it wraps back to the previous burst boundary such that only the low order bits need to be used for addressing.		
Burst on burst boundaries only	On	On/Off	When <b>On</b> , memory bursts are aligned to the address size.		
Miscellaneous					
Maximum pending reads	1	_	The maximum number of pending reads which can be queued up by the slave.		
		Tiı	ming		
Fixed read latency (cycles)	0	_	Sets the read latency for fixed-latency slaves. Not used on interfaces that include the readdatavalid signal.		
Fixed read wait time (cycles)	1	_	For slave interfaces that do not use the waitrequest signal, the read wait time indicates the number of cycles before the slave responds to a read. The timing is as if the slave asserted waitrequest for this number of cycles.		
Fixed write wait time (cycles)	0	_	For slave interfaces that do not use the waitrequest signal, the write wait time indicates the number of cycles before the slave accepts a write.		
Registered waitrequest	On	On/Off	Specifies whether to turn on the register stage.		
Registered Incoming Signals	On	On/Off	Specifies whether to register incoming signals.		
Interface Address Type					
Set slave interface address type to symbols or words	WORDS	WORDS/ SYMBOLS	Sets slave interface address type to symbols or words.		
API Streaming Interface (Note 1)					
Width of API interface data signal	64	_	The width of the data signal.		
Width of API return interface data signal	64	_	The width of the return interface data signal.		

#### Note to Table 3-3:

(1) This interface is required only for the Avalon-MM Slave BFM with Avalon-ST API Wrapper that is used in mixed language simulations.

# **Application Program Interface**

This section describes the API for the Avalon-MM Slave BFM.

# get\_clken()

Prototype: logic get\_clken().

Arguments: None.
Returns: logic.

**Description:** Returns the clock enable signal status.

# get\_command\_address()

**Prototype:** bit [AV\_ADDRESS\_W-1:0] get\_command\_address().

Arguments: None.

**Returns:** bit [AV\_ADDRESS\_W-1:0].

**Description:** Queries the received command descriptor for the transaction address.

## get\_command\_arbiterlock()

Prototype: bit get\_command\_arbiterlock().

Arguments: None. Returns: bit.

**Description:** Queries the received command descriptor for the transaction arbiterlock.

# get\_command\_burst\_count()

Prototype: [AV\_BURSTCOUNT\_W-1:0] get\_command\_burst\_count().

Arguments: None.

**Returns:** [AV\_BURSTCOUNT\_W-1:0].

**Description:** Queries the received command descriptor for the transaction burst count.

Prototype: int get\_command\_burst\_cycle().

Arguments: None. Returns: Int.

**Description:** The slave BFM receives and processes write burst commands as a sequence of discrete

commands. The number of commands corresponds to the burst count. A separate command descriptor is constructed for each write burst cycle, corresponding to a partially completed burst. This method returns a burst cycle field that tells the testbench which burst cycle was active when this descriptor was constructed. This facility enables the testbench to query partially completed write burst operations. In other words, the testbench can query the write data word on each burst cycle as it arrives and begin to process it immediately rather than waiting until the entire burst has been received, making it possible to perform pipelined write burst processing in the testbench.

## get\_command\_byte\_enable()

**Prototype:** bit [AV\_NUMSYMBOLS-1:0] get\_command\_byte\_enable (int index).

**Arguments:** index.

**Returns:** bit [AV\_NUMSYMBOLS-1:0].

**Description:** Queries the received command descriptor for the transaction byte enable. For burst

commands with burst count greater than 1, the index selects the data cycle.

## get\_command\_data()

**Prototype:** bit [AV\_DATA\_W-1:0] get\_command\_data(int index).

Arguments: index.

Returns: bit [AV\_DATA\_W-1:0].

**Description:** Queries the received command descriptor for the transaction write data. For burst

commands with burst count greater than 1, the index selects the write data cycle.

# get\_command\_debugaccess()

**Prototype:** bit get\_command\_debugaccess().

Arguments: None. Returns: bit.

**Description:** Queries the received command descriptor for the transaction debugaccess.

# get\_command\_queue\_size()

Prototype: int get\_command\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the command queue to determine number of pending commands.

## get\_command\_lock()

Prototype: bit get\_command\_lock().

Arguments: None. Returns: bit.

**Description:** Queries the received command descriptor for the transaction lock.

## get\_command\_request()

Prototype: Request\_t get\_command\_request().

Arguments: None.

**Returns:** Request\_t (enumerated type).

**Description:** Gets the received command descriptor to determine command request type. A

command type may be REQ\_READ or REQ\_WRITE. These type values are defined in the enumerated type called Request\_t, which is imported with the package named

altera\_avalon\_mm\_pkg.

## get\_command\_transaction\_id()

**Prototype:** AvalonTransactionId\_t get\_command\_transaction\_id().

Arguments: None.

**Returns:** AvalonTransactionId\_t.

**Description:** Queries the received command descriptor for the transaction ID.

# get\_command\_write\_response\_request()

**Prototype:** AvalonTransactionId\_t get\_command\_write\_response\_request().

Arguments: None.

**Returns:** AvalonTransactionId\_t.

**Description:** Queries the received command descriptor for the write\_response\_request field

value. A value of 1 indicates that the master has requested for a write response.

# get\_pending\_read\_latency\_cycle()

Prototype: int get\_pending\_read\_latency\_cycle().

Arguments: None. Returns: int.

**Description:** Queries the read command queue to determine the number of cycles needed for the

Slave BFM to complete the current read response. This method notifies the master when

the Slave BFM is ready to receive a command.

## get\_pending\_write\_latency\_cycle()

Prototype: int get\_pending\_write\_latency\_cycle().

Arguments: None. Returns: int.

**Description:** Queries the write command queue to determine the number of cycles needed for the

Slave BFM to complete the current write response.

## get\_response\_queue\_size()

Prototype: int get\_response\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the response queue to determine number of response descriptors pending.

## get\_slave\_bfm\_status

**Prototype:** bit get\_slave\_bfm\_status.

Arguments: None. Returns: bit.

**Description:** Queries the Slave BFM component to determine when the read transaction in the Slave

BFM has reached the maximum read transactions. A return value of 1 means that the

Slave BFM can no longer accept a new read command.

# get\_version()

Prototype: string get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

# init()

Prototype: init().
Arguments: None.
Returns: void.

**Description:** Initializes the Avalon-MM slave interface.

## pop\_command()

Prototype: void pop\_command().

Arguments: None. Returns: void.

**Description:** Removes the command descriptor from the queue so that the testbench can query it

using the get\_command methods.

## push\_response()

Prototype: void push\_response().

Arguments: None. Returns: void.

**Description:** Inserts the fully populated response transaction descriptor onto the response queue.

The BFM removes response descriptors off the queue as soon as they are available,

reads them, and drives the Avalon-MM interface response plane.

## set\_command\_transaction\_mode()

Prototype: void set\_command\_transaction\_mode (int mode);

**Arguments:** mode. **Returns:** void.

**Description:** By default, write burst commands are consolidated into a single command transaction

containing the write data for all burst cycles in that command. This mode is set when the mode argument equals 0. When the mode argument is set to 1, the default is overridden

and write burst commands yield one command transaction per burst cycle.

# set\_interface\_wait\_time()

**Prototype:** void set\_interface\_wait\_time(int wait\_cycles, int index).

Arguments: wait\_cycles.

index.

Returns: void.

**Description:** Specifies zero or more wait states to assert in each Avalon burst cycle by driving

waitrequest active. With write burst commands, each write data cycle is forced to wait the number of cycles corresponding to the cycle index. With read burst commands, there is only one command cycle corresponding to index 0 which can be forced to wait.

# set\_max\_response\_queue\_size()

**Prototype:** void set\_max\_response\_queue\_size(int size).

Arguments: int size.

Returns: void.

**Description:** Sets the maximum pending response queue size threshold.

## set\_min\_response\_queue\_size()

**Prototype:** void set\_min\_response\_queue\_size(int size).

Arguments: int size.

Returns: void.

**Description:** Sets the minimum pending response queue size threshold.

## set\_read\_response\_id()

**Prototype:** void set\_read\_respose\_id(AvalonTransactionId\_t id).

Arguments: AvalonTransactionId\_t id.

Returns: void.

**Description:** Sets the transaction ID on the avs\_readid pin.

## set read response status()

Prototype: void set\_read\_respose\_status(AvalonReadResponse\_t status, int

index).

Arguments: AvalonReadResponse\_t status.

int index.

Returns: void.

**Description:** Sets the read response status code.

# set\_response\_burst\_size()

**Prototype:** void set\_response\_burst\_size(bit [AV\_BURSTCOUNT\_W-1:0] burst\_size).

Arguments: burst\_size.

Returns: void.

**Description:** Sets the transaction burst count in the response descriptor.

# set\_response\_data()

**Prototype:** void set\_response\_data(bit [AV\_DATA\_W-1:0] data, int index).

Arguments: data.

index.

Returns: void.

**Description:** Sets the transaction read data in the response descriptor. For burst transactions, the

command descriptor holds an array of data, with each element individually set by this

method.

## set\_response\_latency()

**Prototype:** void set\_response\_latency(bit [31:0]latency, int index).

Arguments: latency.

index.

Returns: void.

**Description:** Sets the response latency for read commands. The response is driven out the specified

number of cycles after receiving the read command.

## set\_response\_request()

**Prototype:** void set\_response\_request(Request\_t request).

Arguments: Request\_t request.

Returns: void.

**Description:** Sets the transaction type to read or write in the response descriptor. The enumeration

type defines REQ\_READ = 0 and REQ\_WRITE = 1.

## set\_response\_timeout()

Prototype: void set\_response\_timeout(int cycles).

Arguments: None. Returns: void.

**Description:** Sets the number of cycles that may elapse before timing out.

# set\_write\_response\_id()

**Prototype:** void set write respose id(AvalonTransactionId t id).

Arguments: AvalonTransactionId\_t id.

Returns: void.

**Description:** Sets the transaction ID on the avs\_writeid pin.

# set\_write\_response\_status()

Prototype: void set\_write\_respose\_status(AvalonWriteResponse\_t status, int

index).

Arguments: AvalonWriteResponse\_t status.

int index.

Returns: void.

**Description:** Sets the write response status code.

## signal\_command\_received

**Prototype:** signal\_command\_received.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a command has been detected on an Avalon-MM port. The

testbench can respond with a set\_command\_wait\_time call on receiving this event to dynamically back pressure the driving Avalon-MM master. Alternatively, the previously

set wait\_time might be used continuously for a set of transactions.

## signal\_error\_exceed\_max\_pending\_reads

**Prototype:** signal\_error\_exceed\_max\_pending\_reads.

Arguments: None. Returns: void.

**Description:** Notifies the testbench of the error condition, in which the slave has more than

max\_pending\_reads pipelined read commands queued and waiting to be processed.

## signal\_max\_response\_queue\_size

**Prototype:** signal\_max\_response\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the maximum pending transaction queue size threshold has been exceeded.

# signal\_min\_command\_queue\_size

**Prototype:** signal\_min\_response\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the pending transaction queue size is below the minimum threshold.

# signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

**Arguments:** None. **Returns:** void.

**Description:** Notifies the testbench that a fatal error has occurred in this module.

# signal\_response\_issued

**Prototype:** signal\_response\_issued.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a response has been driven out on the Avalon bus.



# 4. Avalon-MM Slave BFM with Avalon-ST API Wrapper

The Avalon-MM Slave BFM with Avalon-ST API Wrapper provides an alternative way for the Avalon-MM Slave BFM API to support VHDL testbenches. You can use the Avalon-MM Slave BFM with Avalon-ST API Wrapper in HDL simulators that support mixed language simulation.



The API wrapper is only supported in SOPC Builder. The API wrapper cannot be generated in Qsys to create VHDL simulation models.

The Avalon-MM Slave BFM with Avalon-ST API Wrapper component is implemented in SystemVerilog and uses an API wrapper to cast the Avalon-MM BFM's method calls and returns into signals that are carried on the call and return interface ports. To call a method, the method identifier is inserted into the wrapper component via the channel field; the data is the arguments for the method. After the method is complete, the data field transports the arguments for the method call. The response is returned on the response Avalon-ST interface, and that Avalon-ST data signal carries the return value. The wrapper is necessary because VHDL can only access ports and does not support the method calls across hierarchical boundaries used in the Avalon-MM Master BFM field. Figure 4–1 provides a high-level view of this VHDL testbench communicating with the BFM.

Testbench Using Mixed-Language Simulator Avalon-MM Slave BFM with Avalon-ST Wrapper **API Call** Avalon-MM Slave BFM Translator Interface API Methods API Calls and Returns (tasks & functions Ports to References SystemVerilog) Avalon-ST Avalon-ST Avalon-MM Function Function Calls Returns Avalon-MM Master Test Program VHDL VHDL

Figure 4-1. Avalon-MM Slave BFM with Avalon-ST Wrapper

In Figure 4–1, the API call interface and Avalon-ST call and return interface operate in separate clock domains with av\_clk synchronizing the FPGA logic and api\_clk synchronizing the Avalon-ST translation interface. The Avalon-ST interface, which is not part of the actual hardware design, operates at a much faster frequency than the Avalon-MM Slave BFM interface, enabling 1000 API calls and returns to be issued to the BFM per Avalon clock cycle.

For every function call in the BFM, there is a channel identifier that stores the fixed mapping between channel number and the function.

<\$install\_dir>/ip/altera/sopc\_builder\_ip/verification/lib/
altera\_avalon\_components\_pkg.vhd defines the following function calls:

- MM\_SLV\_SIGNAL\_FATAL\_ERROR
- MM\_SLV\_SIGNAL\_ERROR\_EXCEED\_MAX\_PENDING\_READS
- MM SLV SIGNAL COMMAND RECEIVED
- MM\_SLV\_SIGNAL\_RESP\_ISSUED
- MM\_SLV\_SIGNAL\_RESERVED\_4
- MM\_SLV\_SIGNAL\_RESERVED\_5
- MM\_SLV\_SIGNAL\_RESERVED\_6
- MM\_SLV\_SIGNAL\_RESERVED\_7

With the exception of the API wrapper, the Avalon-MM Slave BFM with Avalon-ST API Wrapper component is identical to the Avalon-MM Slave BFM. For more information about this component, refer to Chapter 3, Avalon-MM Slave BFM.



The Avalon-MM Monitor verifies Avalon-MM interfaces using SystemVerilog assertions. In addition, it provides test coverage reports so that you can determine when your test vectors provide sufficient test coverage for your component's functionality.

The Avalon-MM Monitor is implemented in SystemVerilog and uses the SystemVerilog Assertion (SVA) language. The SVA language is supported by the Synopsys VCS, and Mentor Graphics Questa simulators. If you are using ModelSim, the monitor component still compiles and simulates, but the assertion checking is disabled.

Figure 5–1 shows a testbench that uses an Avalon-MM Monitor to test components with Avalon-MM interfaces. The monitor's Avalon-MM Master interface is connected to a component's Avalon-MM slave interface, and an Avalon-MM Slave interface is connected to a component's Avalon-MM master interface. The test program communicates with the monitor. The test program can use the monitor's assertion checking and coverage groups to ensure that all legal parameter values for the DUT's Avalon-MM interface are tested. The Avalon-MM Monitor also includes a transaction collector feature to collect and monitor transaction status.

Transaction

Testbench Test Program System Verilog with VMM generator generator generator configuinitial() transactor object object object ration instance instance instance Avalon-MM Monitor Avalon-MM Avalon-MM Slave BFM API Methods

Coverage

Figure 5-1. Testbench Using an Avalon-MM Monitor with Avalon-MM Interfaces

# **Parameters**

The Avalon-MM Monitor supports the full range of signals defined for the Avalon-MM master and slave interfaces. You can customize the Avalon-MM master and slave interfaces using the parameters described in Table 5–1.

Table 5–1. Parameters for the Avalon-MM Monitor (Part 1 of 2)

Parameter	Default Value	Legal Values	Description		
	Port Widths				
Address width	32	_	Address width in bits.		
Symbol width	8	_	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.		
Number of symbols	4	_	Numbers of symbols per word.		
Burstcount width	3	_	The width of the burst count in bits.		
Readresponse width	8	_	Read response signal width in bits.		
Writeresponse width	8	_	Write response signal width in bits.		
Port Enables					
Use the read signal	On	On/Off	When <b>0n</b> , the interface includes a read pin.		
Use the write signal	On	On/Off	When <b>On</b> , the interface includes a write pin.		
Use the address signal	On	On/Off	When <b>On</b> , the interface includes address pins.		
Use the byte enable signal	On	On/Off	When <b>On</b> , the interface includes byte_enable pins.		
Use the burstcount signal	On	On/Off	When <b>On</b> , the interface includes burstcount pins.		
Use the readdata signal	On	On/Off	When <b>On</b> , the interface includes a readdata pin.		
Use the readdatavalid signal	On	On/Off	When <b>On</b> , the interface includes a readdatavalid pin.		
Use the writedata signal	On	On/Off	When <b>On</b> , the interface includes a writedata pin.		
Use the begintransfer signal	Off	On/Off	When <b>On</b> , the interface includes writedata pins.		
Use the beginbursttransfer signal	Off	On/Off	When <b>On</b> , the interface includes a beginbursttransfer pins.		
Use the waitrequest signal	On	On/Off	When <b>On</b> , the interface includes a waitrequest pin.		
Use the arbiterlock signal	Off	On/Off	When <b>On</b> , the interface includes an arbiterlock pin.		
Use the lock signal	Off	On/Off	When <b>On</b> , the interface includes a lock pin.		
Use the debugaccess signal	Off	On/Off	When <b>On</b> , the interface includes a debugaccess pin.		
Use the transactionid signal	Off	On/Off	When <b>On</b> , the interface includes a transactionid pin.		
Use the writeresponse signal	Off	On/Off	When <b>On</b> , the interface includes a writeresponse pin.		
Use the readresponse signal	Off	On/Off	When <b>On</b> , the interface includes a readresponse pin.		
Use the clken signals	Off	On/Off	When <b>On</b> , the interface includes a clken pin.		

Table 5–1. Parameters for the Avalon-MM Monitor (Part 2 of 2)

Parameter	Default Value	Legal Values	Description	
		Burs	t Attributes	
Linewrap burst	On	On/Off	When <b>On</b> , the address for bursts wraps instead of an incrementing. With a wrapping burst, when the address reaches a burst boundary, it wraps back to the previous burst boundary such that only the low order bits need to be used for addressing.	
Burst on burst boundaries only	On	On/Off	When <b>On</b> , memory bursts are aligned to the address size.	
		Mis	cellaneous	
Read response timeout (cycles)	100	_	Specifies when a timeout occurs if readdatavalid is not asserted.	
Avalon write timeout (cycles)	100	_	Specifies when a timeout occurs if a burst write transfer has not completed.	
Waitrequest timeout (cycles)	1024	_	Timeout period for the continuous assertion of waitrequest.	
Maximum pending reads	1	_	Specifies the maximum number of pipelined reads that can be pending.	
Fixed read latency (cycles)	0	_	Sets the read latency for fixed-latency slaves. Not used on interfaces that include the readdatavalid signal.	
Maximum read latency (cycles)	100	_	Specifies the maximum read latency in cycle for test coverage function	
Maximum waitrequest read cycles (for coverage)	100	_	Specifies the maximum wait time allowed for read cycle for coverage.	
Maximum waitrequest write cycles (for coverage)	100	_	Maximum wait time allowed for write cycle for coverage.	
Maximum continuous read (cycles)	5	_	Maximum continuous read time allowed for coverage.	
Maximum continuous write (cycles)	5	_	Maximum continuous write time allowed for coverage.	
Maximum continuous waitrequest (cycles)	5	_	Maximum continuous wait request time allowed for coverage.	
Maximum continuous readdatavalid (cycles)	5	_	Maximum continuous readdatavalid time allowed for coverage.	
Timing				
Fixed read wait time (cycles)	1	_	For master interfaces that do not use the waitrequest signal, the read wait time indicates the number of cycles before the master responds to a read. The timing is as if the master asserted waitrequest for this number of cycles.	
Fixed write wait time (cycles)	0	_	For master interfaces that do not use the waitrequest signal, the write wait time indicates the number of cycles before the master accepts a write.	
Registered waitrequest	Off	On/Off	Specifies whether to turn on the register stage.	
Registered Incoming Signals	Off	On/Off	Specifies whether to register incoming signals.	

# **Application Program Interface**

This section describes the API for the Avalon-MM Monitor.

# **Assertion Checking**

For assertion checking, the enable\_waitrequest\_timeout method enables the logic that verifies that the waitrequest signal is asserted for fewer cycles than the waitrequest timeout period. If the timeout period is violated, an error message displays on the console running the simulation. Error flags are also displayed in the waveform viewer. By default all assertions are enabled. However, depending on the parameterization of the Avalon-MM interface, some assertions are automatically disabled. For example, you might have to turn off some assertion checking to avoid the monitors generating error messages when injecting protocol errors to test the Avalon-MM component's error handling capability. The names of all methods that enable assertions begin with set\_enable\_a. By default, if your testbench includes the Avalon-MM monitor, the checking function is enabled. You can disable checking with the DISABLE\_ALTERA\_AVALON\_SIM\_SVA macro.

#### set\_enable\_a\_address\_align\_with\_data\_width()

Prototype: set\_enable\_a\_address\_align\_with\_data\_width().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures the byte address that the master uses is

aligned with the data width.

#### set\_enable\_a\_beginbursttransfer\_exist()

**Prototype:** set\_enable\_a\_beginbursttransfer\_exist().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures beginbursttransfer is asserted

during a transfer. It is disabled when beginbursttransfer is not used.

#### set\_enable\_a\_beginbursttransfer\_legal()

**Prototype:** set\_enable\_a\_beginbursttransfer\_legal().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures beginbursttransfer is asserted with

a read or write signal. It is disabled when beginbursttransfer is not

used.

# set\_enable\_a\_beginbursttransfer\_single\_cycle()

**Prototype:** set\_enable\_a\_beginbursttransfer\_single\_cycle().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures beginbursttransfer is asserted for a

single cycle regardless of the behavior of the waitrequest signal. It is

disabled when beginbursttransfer is not used.

# set\_enable\_a\_begintransfer\_exist()

**Prototype:** set\_enable\_a\_begintransfer\_exist().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures begintransfer is asserted during any

single transfer. Disabled when either begintransfer is not supported.

# set\_enable\_a\_begintransfer\_legal()

Prototype: set\_enable\_a\_begintransfer\_legal().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures begintransfer is asserted together

with either read or write. Disabled when either begintransfer is not

supported.

#### set\_enable\_a\_begintransfer\_single\_cycle()

**Prototype:** set\_enable\_a\_begintransfer\_single\_cycle().

**Arguments:** Boolean. **Returns:** void.

**Description:** Enables an assertion that ensures begintransfer is asserted for only 1

cycle and not reasserted for any single transfer, regardless of the status of

the waitrequest signal.

# set\_enable\_a\_burst\_legal()

Prototype: set\_enable\_a\_burst\_legal().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures that the total number of assertions for

the write and readdatavalid is the same as the burstcount for any

burst transfer. Disabled when burst transfers are not supported.

# set\_enable\_a\_byteenable\_legal()

**Prototype:** set\_enable\_a\_byteenable\_legal().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures the byteenable value is legal value as

specified by the Avalon Interface Specifications. Disabled when

byteenable is not supported.

# set\_enable\_a\_constant\_during\_burst()

**Prototype:** set\_enable\_a\_constant\_during\_burst().

**Arguments:** Boolean. **Returns:** void.

**Description:** Enables an assertion that ensures that address and burstcount, and

byteenable are held constant if a write burst transfer. Disabled when waitrequest is not supported. It is disabled when burst transfers are not

supported.

## set\_enable\_a\_constant\_during\_clk\_disabled()

**Prototype:** set\_enable\_a\_constant\_during\_clk\_disabled().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures that all signals are held constant if

clken is deasserted.

# set\_enable\_a\_constant\_during\_waitrequest()

**Prototype:** set\_enable\_a\_constant\_during\_waitrequest().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures that read, write, writedata,

address, burstcount, and byteenable are held constant if

waitrequest is asserted. Disabled when waitrequest is not supported.

#### set\_enable\_a\_exclusive\_read\_write()

Prototype: set\_enable\_a\_exclusive\_read\_write().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures read and write are not asserted

simultaneously. Disabled when either read or write is not supported.

# set\_enable\_a\_half\_cycle\_reset\_legal()

**Prototype:** set\_enable\_a\_half\_cycle\_reset\_legal().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures reset is asserted correctly.

# set\_enable\_a\_less\_than\_burstcount\_max\_size()

**Prototype:** set\_enable\_a\_less\_than\_burstcount\_max\_size().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures burstcount size is less than or equal to

the maximum burst size, 2\*\*(AV\_BURSTCOUNT\_W-1). It is disabled when either burst transfers are not supported or the bust size is less than 1.

# set\_enable\_a\_less\_than\_maximumpendingreadtransactions()

**Prototype:** set\_enable\_a\_less\_than\_maximumpendingreadtransactions().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures that the number of pending read

transfers is less than maximumPendingReadTransactions. Disabled

when either read is not supported or

maximumPendingReadTransactions is less than 1.

#### set\_enable\_a\_no\_readdatavalid\_during\_reset()

**Prototype:** set\_enable\_a\_no\_readdatavalid\_during\_reset().

**Arguments:** Boolean. **Returns:** void.

**Description:** Enables an assertion that ensures that readdatavalid is deasserted if

reset is asserted. Disabled when readdatavalid is not supported.

#### set\_enable\_a\_no\_read\_during\_reset()

**Prototype:** set\_enable\_a\_no\_read\_during\_reset().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures read is deasserted if reset is asserted.

Disabled when read is not supported.

# set\_enable\_a\_no\_write\_during\_reset()

**Prototype:** set\_enable\_a\_no\_write\_during\_reset().

**Arguments:** Boolean. **Returns:** void.

**Description:** Enables an assertion that ensures write is deasserted if reset is

asserted. Disabled when write is not supported.

## set\_enable\_a\_readid\_sequence()

**Prototype:** set\_enable\_a\_readid\_sequence().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that verifies if the readid sequence follows the

sequence of the transactionid.

# set\_enable\_a\_read\_response\_sequence()

**Prototype:** set\_enable\_a\_read\_response\_sequence().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures readdatavalid is asserted while read

is asserted for the same read transfer.

# set\_enable\_a\_read\_response\_timeout()

Prototype: set\_enable\_a\_read\_response\_timeout().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures readdatavalid is asserted within

maximum allowed timeout period. Disabled when either  ${\tt readdatavalid}$  is not supported or the maximum allowed timeout period is less than 1.

#### set\_enable\_a\_register\_incoming\_signals()

**Prototype:** set\_enable\_a\_register\_incoming\_signals().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures waitrequest is asserted at all times

and deasserts a single clock cycle after a read or write transaction.

# set\_enable\_a\_waitrequest\_during\_reset()

Prototype: set\_enable\_a\_waitrequest\_during\_resetl().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures that waitrequest is asserted if reset

is asserted. Disabled when waitrequest is not supported.

## set\_enable\_a\_waitrequest\_timeout()

Prototype: set\_enable\_a\_waitrequest\_timeout().

**Arguments:** Boolean. **Returns:** void.

**Description:** Enables an assertion that ensures waitrequest is not asserted

continuously for more than maximum allowed timeout period. Disabled when either waitrequest is not supported or the maximum timeout  $% \left( 1\right) =\left( 1\right) \left( 1\right$ 

period is less than 1.

# set\_enable\_a\_write\_burst\_timeout()

Prototype: set\_enable\_a\_write\_burst\_timeout().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that ensures that the write burst transfer is completed

within maximum allowed timeout period. Disabled when either write burst transfers are not supported or the write burst timeout period is less than 1

cycle.

## set enable a writeid sequence()

**Prototype:** set\_enable\_a\_writeid\_sequence().

Arguments: Boolean.
Returns: void.

**Description:** Enables an assertion that verifies if the writeid sequence follows the

sequence of the transactionid.

# **Coverage Group**

Coverage group ensures that the verification suite tests all expected functionality of the interface. For example, the cover\_b2b\_read\_write method ensures that the verification suite includes a test for sequential read and write commands. The Avalon-MM Monitor includes 30 coverage groups. By default all coverage groups are enabled. However, depending on the parameterization of a the Avalon-MM interface, some coverage groups are automatically disabled. For example, if the interface does not allow burst transfers, the coverage groups that test burst transfers are automatically disabled. The names of all methods that enable coverage functionality begin with set\_enable\_c.

To generate the coverage report when using the Synopsys VCS simulator, use the following command:

```
urg -dir simv.vdb ←
```

To generate the coverage report when using the ModelSim-Altera software, use the following command:

```
run -all ←
coverage report -details -file report.rpt ←
```

# set\_enable\_c\_b2b\_read\_read()

**Prototype:** set\_enable\_c\_b2b\_read\_read().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test back-to-back read transfers. This method

is disabled when reads are not supported.

#### set\_enable\_c\_b2b\_read\_write()

Prototype: set\_enable\_c\_b2b\_read\_write().

Arguments: Boolean. Returns: void.

**Description:** Enables a coverage group to test a read transfer immediately followed by a

write transfer. This method is disabled when reads or writes are not

supported.

#### set\_enable\_c\_b2b\_write\_read()

Prototype: set\_enable\_c\_b2b\_write\_read().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test a write transfer immediately followed by a

read. This method is disabled if either reads or writes are not supported.

# set\_enable\_c\_b2b\_write\_write()

**Prototype:** set\_enable\_c\_b2b\_write\_write().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test back-to-back write transfers. This method

is disabled if writes are not supported.

## set\_enable\_c\_continuous\_read()

Prototype: set\_enable\_c\_continuous\_read().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test continuous read transfers from 2 cycles

until AV\_MAX\_CONTINUOUS\_READ. Continuous read cycles of more than

AV\_MAX\_CONTINUOUS\_READ goes to another bin.

## set\_enable\_c\_continuous\_readdatavalid()

Prototype: set\_enable\_c\_continuous\_readdatavalid().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test continuous readdatavalid transfers from 2

cycles until AV\_MAX\_CONTINUOUS\_READDATAVALID. Continuous read cycles of more than AV MAX CONTINUOUS READDATAVALID goes to

another bin.

#### set\_enable\_c\_continuous\_waitrequest()

 $\label{eq:prototype: set_enable_c_continuous_waitrequest().} \\ \text{set\_enable\_c\_continuous\_waitrequest()}.$ 

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test continuous waitrequest transfers from 2

cycles until av\_max\_continuous\_waitrequest. Continuous read cycles of more than av\_max\_continuous\_waitrequest goes to another bin.

# set\_enable\_c\_continuous\_waitrequest\_from\_idle\_to\_read()

**Prototype:** set\_enable\_c\_continuous\_waitrequest\_from\_idle\_to\_read().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test waitrequest transfers from their idle

state until a waitrequest read.

# set\_enable\_c\_continuous\_waitrequest\_from\_idle\_to\_write()

**Prototype:** set\_enable\_c\_continuous\_waitrequest\_from\_idle\_to\_write().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test waitrequest transfers from their idle

state until a waitrequest write.

# set\_enable\_c\_continuous\_write()

Prototype: set\_enable\_c\_continuous\_write().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test continuous write transfers from two

cycles until  ${\tt av\_max\_continuous\_write}.$  Continuous write cycles of

more than  $AV\_MAX\_CONTINUOUS\_WRITE$  goes to another bin.

# set\_enable\_c\_idle\_before\_transaction()

**Prototype:** set\_enable\_c\_idle\_before\_transaction().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to count idle cycles before read or write

transactions.

## set enable c idle in read response()

Prototype: set\_enable\_c\_idle\_in\_read\_response().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to count idle cycles during a read burst

response. This method is disabled if reads or readdatavalids are not

supported.

#### set\_enable\_c\_idle\_in\_write\_burst()

Prototype: set\_enable\_c\_idle\_in\_write\_burst().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to count idle cycles during a write burst

transaction. This method is disabled if writes are not supported.

#### set\_enable\_c\_pending\_read()

Prototype: set\_enable\_c\_pending\_read().

**Arguments:** Boolean. **Returns:** void.

**Description:** Enables a coverage group to test pending read support. It covers all values

for up to the maximum number of pending reads. This method is disabled

when either reads or pipelined reads are not supported.

# set\_enable\_c\_read()

Prototype: set\_enable\_c\_read().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test read transfers. This method is disabled

when reads are not supported.

# set\_enable\_c\_read\_after\_reset()

**Prototype:** set\_enable\_c\_read\_after\_reset().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test read transfers after reset.

# set\_enable\_c\_read\_burstcount()

Prototype: set\_enable\_c\_read\_burstcount().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group tests different sizes of burstcount during read

burst transfers. It tests all possible values of burstcount. This method is disabled when either burst transfers or reads are not supported, or the

maximum burst is less than 1.

# set\_enable\_c\_read\_byteenable()

Prototype: set\_enable\_c\_read\_byteenable().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group ensures all legal values of the byteenable

signal are asserted during read transfers. It is disabled when either

byteenable or read is not supported.

# set\_enable\_c\_read\_latency()

**Prototype:** set\_enable\_c\_read\_latency().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test all values of the read latency parameter.

This method is disabled if read or readdatavalids are not supported, or

if the maximum read latency is less than 1.

# set\_enable\_c\_read\_response()

**Prototype:** set\_enable\_c\_read\_response().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test each bit of the valid readresponse that

represent dfferent status.

## set\_enable\_c\_waitrequest\_in\_write\_burst()

Prototype: set\_enable\_c\_waitrequest\_in\_write\_burst().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test the values of the waitrequest parameter

during write burst transfers.

#### set enable c waitrequested read()

Prototype: set\_enable\_c\_waitrequested\_read().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test all values of the wait request timeout

parameter during read transfers. This method is disabled if read or waitrequest are not supported, or if the wait request timeout period is

less than 1.

# set\_enable\_c\_waitrequest\_without\_command()

Prototype: set\_enable\_c\_waitrequest\_without\_command().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to verify that no command is asserted between

the time when waitrequest is asserted until waitrequest is deasserted.

# set\_enable\_c\_waitrequested\_write()

**Prototype:** set\_enable\_c\_waitrequested\_write().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test all values of the wait request timeout

parameter. This method is disabled if write or waitrequest are not

supported, or if the wait request timeout period is less than 1.

# set\_enable\_c\_write()

Prototype: set\_enable\_c\_write().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test write transfers. This method is disabled

when writes are not supported.

# set\_enable\_c\_write\_with\_and\_without\_writeresponserequest()

Prototype: set\_enable\_c\_write\_with\_and\_without\_writeresponserequest().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test write transactions with or without

writeresponserequest.

# set enable c write after reset()

Prototype: set\_enable\_c\_write\_after\_reset().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test write transfers after reset.

# set\_enable\_c\_write\_burstcount()

Prototype: set\_enable\_c\_write\_burstcount().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group to test different sizes of burstcount during

write burst transfers. It tests all possible values of burstcount. This method is disabled when either burst transfers or writes are not supported,

or the maximum burst is less than 1.

# set\_enable\_c\_write\_byteenable()

**Prototype:** set\_enable\_c\_write\_byteenable().

Arguments: Boolean.
Returns: void.

**Description:** Enables a coverage group ensures all legal values of the byteenable

signal are asserted during write transfers. It is disabled when either

byteenable or write is not supported.

# set\_enable\_c\_write\_response()

Prototype: set\_enable\_c\_write\_response().

**Arguments:** Boolean. **Returns:** void.

**Description:** Enables a coverage group to test each bit of the valid writeresponse that

represent dfferent status.

# **Transaction Monitoring**

Transaction monitoring is carried out through the transaction collector module. The transaction collector collects the transactions, encapsulates them into descriptors, and inserts the transactions into queue. The API provides the mechanism to query the transactions in queue and disposes them as they are processed. By default the transaction collector module is disabled. You must define the ENABLE\_ALTERA\_AVALON\_TRANSACTION\_RECORDING Verilog macro to enable this feature. This macro is required to ensure backward compatibility and to avoid breaking existing test cases.

#### get\_clken()

Prototype: logic get\_clken().

Arguments: None.

Returns: logic.

**Description:** Returns the clock enable signal status.

# get\_version()

Prototype: string get\_version().

Arguments: None.
Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For

example, version 10.1 sp1 is encoded as "10.1.1".

# get\_command\_address()

Prototype: bit [AV\_ADDRESS\_W-1:0] get\_command\_address().

Arguments: None.

**Returns:** bit [AV\_ADDRESS\_W-1:0].

**Description:** Queries the received command descriptor for the transaction address.

# get\_command\_arbiterlock()

Prototype: bit get\_command\_arbiterlock().

Arguments: None. Returns: bit.

**Description:** Queries the received command descriptor for the transaction arbiterlock.

## get\_command\_burst\_count()

**Prototype:** [AV\_BURSTCOUNT\_W-1:0] get\_command\_burst\_count().

Arguments: None.

Returns: [AV\_BURSTCOUNT\_W-1:0].

**Description:** Queries the received command descriptor for the transaction burst count.

## get\_command\_burst\_cycle()

Prototype: int get\_command\_burst\_cycle().

Arguments: None. Returns: Int.

**Description:** The slave BFM receives and processes write burst commands as a

sequence of discrete commands. The number of commands corresponds to the burst count. A separate command descriptor is constructed for each write burst cycle, corresponding to a partially completed burst. This method returns a burst cycle field that tells the testbench which burst cycle was active when this descriptor was constructed. This facility enables the testbench to query partially completed write burst operations. In other words, the testbench can query the write data word on each burst cycle as it arrives and begin to process it immediately rather than waiting until the

entire burst has been received, making it possible to perform pipelined write burst processing in the testbench.

# get command byte enable()

Prototype: bit [AV\_NUMSYMBOLS-1:0] get\_command\_byte\_enable (int

index).

**Arguments:** index.

Returns: bit[AV\_NUMSYMBOLS-1:0].

**Description:** Queries the received command descriptor for the transaction byte enable.

For burst commands with burst count greater than 1, the index selects the

data cycle.

# get\_command\_data()

**Prototype:** bit [AV\_DATA\_W-1:0] get\_command\_data(int index).

Arguments: index.

Returns: bit[AV\_DATA\_W-1:0].

**Description:** Queries the received command descriptor for the transaction write data.

For burst commands with burst count greater than 1, the index selects the

write data cycle.

# get\_command\_debugaccess()

**Prototype:** bit get\_command\_debugaccess().

Arguments: None. Returns: bit.

**Description:** Queries the received command descriptor for the transaction debugaccess.

# get\_command\_issued\_queue\_size()

Prototype: int get\_command\_issued\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the command issued queue to determine number of pending

commands.

# get\_command\_queue\_size()

**Prototype:** int get\_command\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the command queue to determine number of pending commands.

# get\_command\_lock()

Prototype: bit get\_command\_lock().

Arguments: None. Returns: bit.

**Description:** Queries the received command descriptor for the transaction lock.

# get\_command\_request()

Prototype: Request\_t get\_command\_request().

Arguments: None.

**Returns:** Request\_t (enumerated type).

**Description:** Gets the received command descriptor to determine command request

type. A command type may be REQ\_READ or REQ\_WRITE. These type values are defined in the enumerated type called Request\_t, which is imported

with the package named altera\_avalon\_mm\_pkg.

## get\_command\_transaction\_id()

**Prototype:** AvalonTransactionId\_t get\_command\_transaction\_id().

**Arguments:** None.

**Returns:** AvalonTransactionId\_t.

**Description:** Queries the received command descriptor for the transaction ID.

## get\_command\_write\_response\_request()

**Prototype:** AvalonTransactionId\_t

get\_command\_write\_response\_request().

Arguments: None.

**Returns:** AvalonTransactionId\_t.

**Description:** Queries the received command descriptor for the

write\_response\_request field value. A value of 1 indicates that the

master has requested for a write response.

#### get\_read\_response\_queue\_size()

Prototype: int get\_read\_response\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the read response queue to determine number of response

descriptors currently stored in the BFM. This is the number of responses the test program can immediately remove from the response queue for

further processing.

#### get\_response\_address()

**Prototype:** bit [AV\_ADDRESS\_W-1:0] get\_response\_address().

Arguments: None.

Returns: bit[AV\_ADDRESS\_W-1:0].

**Description:** Returns the transaction address in the response descriptor that has been

removed from the response queue.

# get\_response\_byte\_enable()

**Prototype:** bit [AV\_NUMSYMBOLS-1:0] get\_response\_byte\_enable(int

index).

**Arguments:** index.

**Returns:** bit[AV\_NUMSYMBOLS-1:0].

**Description:** Returns the value of the byte enables in the response descriptor that has

been removed from the response queue. Each cycle of a burst response is

addressed individually by the specified index.

# get\_response\_burst\_size()

Prototype: bit [AV\_BURSTCOUNT\_W-1:0]get\_response\_burst\_size ().

**Arguments:** None.

Returns: bit[AV\_BURSTCOUNT\_W-1:0].

**Description:** Returns the size of the response transaction burst count in the response

descriptor that has been removed from the response queue.

# get\_response\_data()

**Prototype:** bit [AV\_DATA\_W-1:0] get\_response\_data(int index).

Arguments: index.

Returns: bit[AV\_DATA\_W-1:0].

**Description:** Returns the transaction read data in the response descriptor that has been

removed from the response queue. Each cycle in a burst response is addressed individually by the specified index. In the case of read responses, the data is the data captured on the avm\_readdata interface pin. In the case of write responses, the data on the driven avm\_writedata

pin is captured and reflected here.

#### get\_response\_latency()

**Prototype:** int get\_response\_latency(int index).

Arguments: index. Returns: int.

**Description:** Returns the transaction read latency in the response descriptor that has

been removed from the response queue. Each cycle in a burst read has its

own latency entry.

# get\_response\_queue\_size()

**Prototype:** int get\_response\_queue\_size().

Arguments: None.

Returns: automatic int.

**Description:** Queries the response queue to determine number of response descriptors

currently stored in the BFM. This is the number of responses the test program can immediately remove from the response gueue for further

processing.

# get\_response\_read\_id()

**Prototype:** AvalonTransactionId\_t get\_response\_read\_id().

Arguments: None.

**Returns:** AvalonTransactionId\_t.

**Description:** Returns the read id of the transaction in the response descriptor that has

been removed from the response queue.

## get\_response\_read\_response()

**Prototype:** AvalonReadResponse\_t get\_response\_read\_response(int

index).

**Arguments:** int index.

**Returns:** AvalonReadResponse\_t.

**Description:** Returns the transaction read status in the response descriptor that has

been removed from the response queue.

#### get\_response\_request()

Prototype: Request\_t get\_response\_request().

Arguments: None.

Returns: Request\_t.

**Description:** Returns the transaction command type in the response descriptor that has

been removed from the response queue.

## get response wait time()

Prototype: int get\_response\_wait\_time(int index).

Arguments: index. Returns: int.

**Description:** Returns the wait latency for transaction in the response descriptor that has

been removed from the response queue. Each cycle in a burst has its own

wait latency entry.

#### get\_response\_write\_id()

**Prototype:** AvalonTransactionId\_t get\_response\_write\_id().

**Arguments:** None.

**Returns:** AvalonTransactionId\_t.

**Description:** Returns the write id of the transaction in the response descriptor that has

been removed from the response queue.

# get\_response\_write\_response()

**Prototype:** AvalonWriteResponse\_t get\_response\_write\_response(int

index).

Arguments: index.

**Returns:** AvalonWriteResponse\_t.

**Description:** Returns the transaction write status in the response descriptor that has

been removed from the response queue.

# get\_transaction\_fifo\_max()

Prototype: int get\_transaction\_fifo\_max().

Arguments: None. Returns: int.

**Description:** Gets the maximum transaction FIFO depth.

# get\_transaction\_fifo\_threshold()

Prototype: int get\_transaction\_fifo\_threshold().

Arguments: None. Returns: int.

**Description:** Gets the transaction FIFO threshold level.

# get\_write\_response\_queue\_size()

Prototype: int get\_write\_response\_queue\_size().

Arguments: None. Returns: int.

**Description:** Queries the write response queue to determine number of response

descriptors currently stored in the BFM. This is the number of responses the test program can immediately remove from the response queue for

further processing.

#### init()

Prototype: init().
Arguments: None.
Returns: void.

**Description:** Initializes the counters and clears the queue.

#### pop\_command()

**Prototype:** pop\_command().

Arguments: None. Returns: Void.

**Description:** Removes the command descriptor from the queue so that the testbench

can query it with the get\_command methods.

#### pop\_response()

Prototype: void pop\_response().

Arguments: None. Returns: void.

**Description:** Removes the transaction descriptor from the queue so that the testbench

can query it with the get\_command methods. Sequence counter is

initialized to 1.

## set\_command\_transaction\_mode()

Prototype: set\_command\_transaction\_mode().

Arguments: int mode.

Returns: Void.

**Description:** By default, write burst commands are consolidated into a single command

transaction containing the write data for all burst cycles in that command. This mode is set when the mode argument equals 0. When the mode argument is set to 1, the default is overridden and write burst commands

yield one command transaction per burst cycle.

# set\_transaction\_fifo\_max()

Prototype: set\_transaction\_fifo\_max().

Arguments: int level.

Returns: void.

**Description:** Sets the maximum transaction level of the FIFO. The event

signal\_transaction\_fifo\_max is triggered when this level is

exceeded.

#### set\_transaction\_fifo\_threshold()

Prototype: set\_transaction\_fifo\_threshold().

Arguments: int level.

Returns: void.

**Description:** Sets the threshold alert level of the FIFO. The event

signal\_transaction\_fifo\_threshold is triggered when this level is

exceeded.

# signal\_command\_received

**Prototype:** signal\_command\_received.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a command has been detected on the Avalon

port. The testbench responds with a set\_interface\_wait\_time call on receiving this event to dynamically backpressure the driving Avalon master.

#### signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a fatal error has occured in this module.

#### signal\_read\_response\_complete

**Prototype:** signal\_read\_response\_complete.

**Arguments:** None. **Returns:** void.

**Description:** Notifies the testbench that the read response has been received and

inserted into the response queue.

# signal\_response\_complete

**Prototype:** signal\_response\_complete.

Arguments: None. Returns: void.

**Description:** Triggers when either signal\_read\_response\_complete or

signal\_write\_response\_complete is triggered indicating that either a read or a write response has been received and inserted into the response

queue.

#### signal\_transaction\_fifo\_overflow

**Prototype:** signal\_transaction\_fifo\_overflow.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that the FIFO is full and further transactions are

dropped.

# signal\_transaction\_fifo\_threshold

**Prototype:** signal\_transaction\_fifo\_threshold.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that the transaction FIFO threshold level has

exceeded.

# signal\_write\_response\_complete

**Prototype:** signal\_write\_response\_complete.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that the write response has been received and

inserted into the response queue.

# **Section IV. Avalon-ST BFMs**



This section provides information about Avalon-ST BFMs. This section includes the following chapters:

- Chapter 1, Avalon-ST Source BFM
- Chapter 2, Avalon-ST Source BFM with Avalon-ST API Wrapper
- Chapter 3, Avalon-ST Sink BFM
- Chapter 4, Avalon-ST Sink BFM with Avalon-ST API Wrapper
- Chapter 5, Avalon-ST Monitor

IV-2 Section IV: Avalon-ST BFMs




The Avalon-ST Source BFM implements the Avalon-ST interface protocol, a protocol that is point-to-point, packet oriented, and drives unidirectional data. This BFM component includes a procedural interface to control signals on the Avalon-ST interface, including: ready, start of packet, and end of packet.

Figure 1–1 shows the top-level modules for a testbench that uses the Avalon-ST Source BFM to verify an Avalon-ST sink component. In addition to the Alteraprovided Avalon-ST Source BFM component, the testbench typically includes a test program and the DUT.



The BFMs allow illegal transactions so that you can test the error-handling functionality of your DUT; consequently, the BFMs cannot be relied upon to guarantee protocol compliance. The Avalon Monitors components verify protocol compliance.

Figure 1-1. Top-Level Module to Verify an Avalon-ST Sink Device



- For more information about the Avalon-ST specification supported in SOPC Builder, refer to the *Avalon Interface Specifications (version 1.3)*.
- For more information about the Avalon-ST specification supported in Qsys, refer to the *Avalon Interface Specifications (version 2.0)*.

# **Functional Description**

This section provides a functional description of the Avalon-ST Source BFM. It includes the following topics:

"Timing" on page 1–2

"Block Diagram" on page 1-3

# **Timing**

The timing diagram shown in Figure 1–2 illustrates the timing for an Avalon-ST Source BFM sending data to a sink. In the first instance the sink is not ready when the source has data. In the second instance, the sink is ready but the source does not initially have valid data.



The Avalon-ST BFM behaves differently depending on whether the sink's READY\_LATENCY = 0 or READY\_LATENCY > 0. When the ready latency is 0, the source BFM holds its current transaction until the sink is ready. When the ready latency is greater than 0, the BFM drives idles until the sink is ready, then it drives the transaction. Figure 1–2 illustrates the timing when READY\_LATENCY = 0.

Figure 1-2. Avalon-ST Source Sending Data to a Sink




Table 1–1 explains the annotations used in Figure 1–2.

Table 1-1. Key to Annotations in Figure 1-2


Symbol	Description			
T <sub>idle</sub>	The idle time before a transactions. This time is set by the command set_transaction_idles.			
T <sub>rl_1</sub>	The response latency for the first source to sink transaction, which is three cycles. The source gets this time using the <code>get_response_latency</code> command.			
S <sub>src_dr</sub>	Signals that the source is driving valid data. The event name is signal_src_driving_transaction.			
S <sub>src_rdy</sub>	Signals the source has received the assertion of ready from the sink. The event name is signal_src_ready.			
S <sub>tc</sub>	Signals the first transaction is complete. The event name is signal_src_transaction_complete.			
S <sub>src_~rdy</sub>	Signals the source has received the deassertion of ready from the sink. The event name is signal_src_not_ready.			

# **Block Diagram**

Figure 1–3 shows a block diagram of the Avalon-ST Source BFM. This figure illustrates, the BFM includes the following six major blocks:

- Avalon-ST Source API—Provides methods to create Avalon-ST transactions and query the state of all queues.
- Transaction Descriptor—Accumulates the fields of an Avalon-ST command and inserts completed commands onto the pending command queue.
- Avalon-ST Physical Driver—Issues transfers and holds each transfer until ready is asserted.
- Physical Bus Monitor—Monitors the physical layer and reports on the status of the ready signal to the Physical Bus Driver and the Public Events module.
- Public Events—Signals the events described in the API.
- Response Descriptor—Collects information about completed transactions.

Figure 1–3. Block Diagram of the Avalon-ST Source BFM



# **Parameters**

The Avalon-ST Source BFM supports all the of the signals defined for the Avalon-MM source interface. You can customize the Avalon-ST Source interface using the parameters described in Table 1–2.

Table 1-2. Parameters for the Avalon-ST Source BFM

Parameter	Default Value	Legal Values	Description		
Port Enables					
Include the signals to support packets	Off	On/Off	When On, the interface includes the startofpacket, endofpacket, and empty signals.		
Use the channel port	Off	On/Off	When <b>On</b> , the interface includes channel pin or pins.		
Use the error port	Off	On/Off	When <b>On</b> , the interface includes error pin or pins.		
Use the ready port	On	On/Off	When <b>On</b> , the interface includes a ready pin.		
Use the valid port	On	On/Off	When <b>On</b> , the interface includes a valid pin.		
Use the empty port	Off	On/Off	When <b>On</b> , the interface includes empty pins.		
Port Widths					
Symbol Width	8	1–1024	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.		
Number of symbols	4	1-1024	Specifies the number of symbols that are transferred per beat.		
Width of the channel port	1	1–32	Specifies the width of the channel signal.		
Width of the error port	1	1-1024	Specifies the width of the error signal.		
Width of the empty port	1	1-1024	Specifies the width of the empty signal.		
Timing Attributes					
Ready latency	0	0–8	Specifies the delay between the ready and valid signals. Refer to the <i>Avalon Interface Specification</i> for more information.		
Number of beats per cycle	1	1-1024	Specifies the number of beats per cycle.		
Channel Attributes					
Max channel number	1		Specifies the maximum number of channels that the interface supports.		
API Streaming Interface (Note 1)					
Width of API interface data signal	64	_	The width of the data signal.		
Width of API return interface data signal	64	_	The width of the return interface data signal.		

#### Note to Table 1-2:

(1) This interface is required only for the Avalon-ST Source BFM with Avalon-ST API Wrapper which is used in mixed language simulations.

# **Application Program Interface**

This section describes the API for the Avalon-ST source BFM.

# get\_response\_latency()

Prototype: get\_response\_latency().

Arguments: None. Returns: int.

**Description:** Returns the response latency in cycles due to back pressure for the most recently

removed transaction.

# get\_response\_queue\_size()

Prototype: get\_response\_queue\_size().

Arguments: None. Returns: int.

**Description:** Returns the number of transactions in the response queues.

# get\_src\_ready()

Prototype: get\_src\_ready().

Arguments: None. Returns: bit.

**Description:** Returns the value of the source ready port.

# get\_src\_transaction\_complete()

Prototype: get\_src\_transaction\_complete().

Arguments: None. Returns: bit.

**Description:** Returns the transaction complete status.

# get\_transaction\_queue\_size()

Prototype: get\_transaction\_queue\_size().

Arguments: None. Returns: int.

**Description:** Returns the number of transactions in the local queues.

# get\_version()

Prototype: get\_version().

Arguments: None.

Returns: String.

**Description:**Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 SP1 is encoded as "10.1.1".

# init()

Prototype: init().

Arguments: None.

Returns: void.

**Description:** Drives the interface to the idle state.

# pop\_response()

**Prototype:** pop\_response().

Arguments: None. Returns: void.

**Description:** Removes the response transaction from the queue before querying contents.

# push\_transaction()

Prototype: push\_transaction().

Arguments: None. Returns: void.

**Description:** Inserts the out-going transaction into the local transaction queue. The BFM drives the

appropriate signals to the Avalon-ST interface based on the transactions in its local  $% \left( 1\right) =\left( 1\right) \left( 1\right) \left($ 

queue.

# set\_max\_transaction\_queue\_size()

**Prototype:** void set\_max\_transaction\_queue\_size(int size).

Arguments: int size.

Returns: void.

**Description:** Sets the pending transaction queue size maximum threshold. The public event

signal\_max\_transaction\_queue\_size triggers when the threshold is exceeded.

# set\_min\_transaction\_queue\_size()

**Prototype:** void set\_min\_transaction\_queue\_size(int size).

Arguments: int size.

Returns: void.

**Description:** Sets the pending transaction minimum queue size threshold. The public event

signal\_min\_transaction\_queue\_size triggers when the queue size level is below

the minimum threshold.

# set\_response\_timeout()

Prototype: set\_response\_timeout(int cycles).

Arguments: cycles.
Returns: void.

**Description:** Sets the number of cycles that have to elapse before a response timeout is asserted.

Disable the time-out by setting the cycles argument to zero.

# set\_transaction\_channel()

**Prototype:** set\_transaction\_channel(STChannel\_t channel).

Arguments: channel.

Returns: void.

**Description:** Sets the channel identifier in the out-going transaction.

# set\_transaction\_data()

**Prototype:** set\_transaction\_data(STData\_t data).

Arguments: data.
Returns: void.

**Description:** Sets the value of data in the out-going transaction.

# set\_transaction\_idles()

**Prototype:** set\_transaction\_idles(bit[31:0] idle\_cycles).

**Arguments:** idle\_cycles.

Returns: void.

**Description:** Sets the number of idle cycles to elapse before driving the out-going transaction.

# set\_transaction\_eop()

**Prototype:** set\_transaction\_eop(bit eop).

Arguments: eop.

Returns: void.

**Description:** Sets the status of the end of packet signal in the out-going transaction.

# set\_transaction\_empty()

**Prototype:** set\_transaction\_empty(STEmpty\_t empty).

**Description:** Sets the out-going transaction empty value.

# set\_transaction\_error()

**Prototype:** set\_transaction\_error(STError\_t error).

Arguments: error.
Returns: void.

**Description:** Sets the out-going transaction error value.

# set\_transaction\_sop()

Prototype: set\_transaction\_sop(bit sop).

**Description:** Sets the status of the start of packet signal in the out-going transaction.

# signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

Arguments: None.
Returns: void.

**Description:** Signals that a fatal error has occurred. It terminates the simulation.

# signal\_max\_transaction\_queue\_size

**Prototype:** signal\_max\_transaction\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the pending transaction queue size threshold has been exceeded.

# signal\_min\_transaction\_queue\_size

**Prototype:** signal\_min\_transaction\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the pending transaction queue size is below the minimum threshold.

# signal\_response\_done

**Prototype:** signal\_response\_done.

Arguments: None. Returns: void.

**Description:** Signals that the response to a driven data beat is available.

# signal\_src\_driving\_transaction

**Prototype:** signal\_src\_driving\_transaction.

Arguments: None. Returns: void.

**Description:** Signals when the source begins to drive a transaction to the interface.

# signal\_src\_not\_ready

**Prototype:** signal\_src\_not\_ready.

Arguments: None. Returns: void.

**Description:** Signals that the ready signal is not asserted.

# signal\_src\_ready

**Prototype:** signal\_src\_ready.

Arguments: None. Returns: void.

**Description:** Signals that the ready signal is asserted.

# $signal\_src\_transaction\_complete$

**Prototype:** signal\_src\_transaction\_complete.

**Arguments:** None. **Returns:** void.

**Description:** Signals that all pending transactions have completed.



# 2. Avalon-ST Source BFM with Avalon-ST API Wrapper

The Avalon-ST Source BFM with Avalon-ST API Wrapper provides VHDL support for the Avalon-ST Source BFM. You can use the Avalon-ST Source BFM with Avalon-ST API Wrapper in HDL simulators that support mixed language simulation.



The API wrapper is only supported in SOPC Builder. The API wrapper cannot be generated in Qsys to create VHDL simulation models.

The Avalon-ST Source BFM with Avalon-ST API Wrapper component is implemented in SystemVerilog and uses an API wrapper to cast the Avalon-ST Source BFM's method calls and returns into signals that are carried on the call and return interface ports. The wrapper is necessary because VHDL can only access ports and does not support the method calls used in the Avalon-ST Source BFM. Figure 2–1 provides a high-level view of this component.

Testbench Using Mixed-Language Simulator **Avalon-ST Source BFM with Avalon-ST Wrapper API Call** Avalon-ST Source BFM Translator Interface API Methods API Calls and Returns (Tasks & Functions Ports to References SystemVerilog) Avalon-ST Avalon-ST Avalon-ST Function Function Returns Calls Avalon-ST Sink Test Program VHDL VHDL

Figure 2-1. Avalon-ST Source BFM with Avalon-ST Wrapper

In Figure 2–1, the API call interface and Avalon-ST call and return interface operate in separate clock domains with av\_clk synchronizing the FPGA logic and api\_clk synchronizing the Avalon-ST translation interface. The Avalon-ST interface, which is not part of the actual hardware design, operates at a much faster clock frequency than the Avalon-ST Source BFM interface.

For every function call in the BFM, there is a channel identifier, which stores the fixed mapping between channel number and the function.

<\$install\_dir>/ip/altera/sopc\_builder\_ip/verification/lib/
altera\_avalon\_components\_pkg.vhd defines the following function calls:

- ST\_SRC\_INIT
- ST\_SRC\_SET\_RESP\_TIMEOUT
- ST\_SRC\_PUSH\_TRANS
- ST\_SRC\_GET\_TRANS\_QUEUE\_SIZE
- ST\_SRC\_GET\_RESP\_QUEUE\_SIZE
- ST\_SRC\_SET\_TRANS\_DATA
- ST\_SRC\_SET\_TRANS\_CHANNEL
- ST\_SRC\_SET\_TRANS\_IDLES
- ST\_SRC\_SET\_TRANS\_SOP
- ST\_SRC\_SET\_TRANS\_EOP
- ST\_SRC\_SET\_TRANS\_ERROR
- ST\_SRC\_SET\_TRANS\_EMPTY
- ST\_SRC\_POP\_RESP
- ST\_SRC\_GET\_RESP\_LATENCY
- ST\_SRC\_GET\_SRC\_READY
- ST\_SRC\_GET\_SRC\_TRANS\_COMPLETE

With the exception of the API wrapper, the Avalon-ST Source BFM with Avalon-ST API Wrapper component is identical to the Avalon-ST Source BFM. For more information about this component refer to Chapter 1, Avalon-ST Source BFM.


## 3. Avalon-ST Sink BFM



The Avalon-ST Sink BFM implements the Avalon-ST interface protocol, a protocol that is point-to-point, packet oriented, and drives unidirectional data. This BFM component also includes a procedural interface to respond to the DUT that includes an Avalon-ST source interface. Figure 3–1 shows the top-level modules for testbench that uses the Avalon-ST Sink BFM to verify an Avalon-ST source device. In addition to the Altera-provided Avalon-ST Sink BFM component, the testbench includes a test program and the DUT.

The BFMs allow illegal transactions so that you can test the error-handling functionality of your DUT; consequently, the BFMs cannot be relied upon to guarantee protocol compliance. The Avalon Monitors components verify protocol compliance.

Figure 3-1. Top-Level Module to Verify an Avalon-ST Source Device



- For more information about the Avalon-ST specification supported in SOPC Builder, refer to the *Avalon Interface Specifications (version 1.3)*.
- For more information about the Avalon-ST specification supported in Qsys, refer to the *Avalon Interface Specifications (version 2.0)*.

# **Functional Description**

This section provides a functional description of the Avalon-ST Sink BFM. It includes the following topics:

- "Timing" on page 3–2
- "Block Diagram" on page 3–3

# **Timing**

The timing diagram shown in Figure 3–2 illustrates the timing for an Avalon-ST Sink BFM signalling when it is ready to receive data from an Avalon-ST source. In the first instance, the sink is not ready when the source has data. In the second instance, the sink is ready but the source does not initially have valid data.

Figure 3-2. Avalon-ST Source and Sink Timing




Table 3–1 describes the annotations used in Figure 3–2.

Table 3–1. Key to Annotations in Figure 3–2


Symbol	Description
T <sub>idle</sub>	The idle time between transactions. This time is reported by the command get_transaction_idles.
S <sub>snk_rdya</sub>	Signals the sink has asserted ready. The event name is signal_snk_ready_assert.
S <sub>tr</sub>	Signals the transaction has been received and queued. The event name is signal_transaction_received.
S <sub>snk_rdyd</sub>	Signals the sink is not ready. The event name is signal_snk_ready_deassert.

## **Block Diagram**

Figure 3–3 provides a block diagram of the Avalon-ST Sink BFM. This figure illustrates that the BFM includes the following five major blocks:

- Avalon-ST Sink API—Provides methods to get Avalon-ST transactions and control the ready signal.
- Transaction Descriptor—Accumulates the fields of an Avalon-ST command.
- Avalon-ST Physical Driver—Asserts and deasserts the ready signal to the system interconnect fabric.
- Physical Bus Monitor—Monitors the physical layer and collects transactions.
- Public Events—Signals the events described in the API.

Figure 3–3. Block Diagram of the Avalon-ST Sink BFM



## **Parameters**

The Avalon-ST Sink BFM supports all of the of signals defined for the Avalon-MM sink interface. You can customize the Avalon-ST sink interface using the parameters described in Table 3–2.

Table 3-2. Parameters for the Avalon-ST Sink BFM

Parameter	Default Value	Legal Values	Description			
Port Enables						
Include the signals to support packets	Off	On/Off	When On, the interface includes the startofpacket, endofpacket, and empty signals.			
Use the channel port	Off	On/Off	When <b>On</b> , the interface includes channel pin or pins.			
Use the error port	Off	On/Off	When <b>On</b> , the interface includes error pin or pins.			
Use the ready port	On	On/Off	When <b>On</b> , the interface includes a ready pin.			
Use the valid port	On	On/Off	When <b>On</b> , the interface includes a valid pin.			
Use the empty port	Off	On/Off	When <b>On</b> , the interface includes empty pins.			
Port Widths						
Symbol Width	8	1–1024	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.			
Number of symbols	4	1-1024	Specifies the number of symbols that are transferred per beat.			
Width of the channel port	1	1–32	Specifies the width of the channel signal.			
Width of the error port	1	1-1024	Specifies the width of the error signal.			
Width of the empty port	1	1-1024	Specifies the width of the empty signal.			
		Timin	g Attributes			
Ready latency	0	0–8	Specifies the delay between the ready and valid signals. Reto the <i>Avalon Interface Specification</i> for more information.			
Number of beats per cycle	1	1-1024	Specifies the number of beats per cycle.			
Channel Attributes						
Max channel number		_	Specifies the maximum number of channels that the interface supports.			
API Streaming Interface (Note 1)						
Width of API interface data signal	64		The width of the data signal.			
Width of API return interface data signal		_	The width of the return interface data signal.			

#### Note to Table 3-2:

(1) This interface is required only for the Avalon-ST Sink BFM with Avalon-ST API Wrapper, which is used in mixed language simulations.

#### ----

# **Application Program Interface**

This section describes the API for the Avalon-ST Sink BFM.

## get\_transaction\_channel()

Prototype: get\_transaction\_channel().

Arguments: None.

Returns: STChannel\_t.

**Description:** Returns the channel identifier for the most recently removed transaction.

## get\_transaction\_data()

Prototype: get\_transaction\_data().

Arguments: None.

Returns: STData\_t.

**Description:** Returns the data in the most recently removed transaction.

## get\_transaction\_idles()

Prototype: get\_transaction\_idles().

Arguments: None.

Returns: bit[31:0].

**Description:** Returns the number of idle cycles in the most recently removed transaction.

# get\_transaction\_eop()

Prototype: get\_transaction\_eop().

Arguments: None. Returns: bit.

**Description:** Returns the transaction end of packet status in the most recently removed transaction.

# get\_transaction\_empty()

Prototype: get\_transaction\_empty().

Arguments: None.

Returns: STEmpty\_t.

**Description:** Returns the number of empty symbols in the most recently removed transaction.

# get\_transaction\_error()

Prototype: get\_transaction\_error().

Arguments: None.

Returns: STError\_t.

**Description:** Returns the error in the most recently removed transaction.

## get\_transaction\_queue\_size()

Prototype: get\_transaction\_queue\_size().

Arguments: None. Returns: int.

**Description:** Returns the length of the queue holding received transactions.

## get\_transaction\_sop()

Prototype: get\_transaction\_sop().

Arguments: None. Returns: bit.

**Description:** Returns the transaction start of packet status in the most recently removed transaction.

## get\_version()

Prototype: get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 SP1 is encoded as "10.1.1".

# init()

Prototype: init.
Arguments: None.
Returns: void.

**Description:** Drives the interface to the idle state.

# pop\_transaction()

Prototype: pop\_transaction().

Arguments: None. Returns: void.

**Description:** Removes the transaction descriptor from the queue so that the testbench can query it

using the get\_transaction methods.

## set\_ready()

Prototype: set\_ready().

**Arguments:** bit. **Returns:** void.

**Description:** Sets the value of the interface ready signal. To assert back pressure, deassert this

signal. The parameter USE\_READY must be set to 1 to enable the ready signal.

## signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

Arguments: None. Returns: void.

**Description:** Signals that a fatal error has occurred. It terminates the simulation.

## signal\_sink\_ready\_assert

**Prototype:** signal\_sink\_ready\_assert.

Arguments: None. Returns: void.

**Description:** Signals that sink\_ready is asserted, turning off back pressure.

## signal\_sink\_ready\_deassert

**Prototype:** signal\_sink\_ready\_deassert.

Arguments: None. Returns: void.

**Description:** Signals that sink\_ready is deasserted, turning on back pressure.

# signal\_transaction\_received

**Prototype:** signal\_transaction\_received.

Arguments: None. Returns: void.

**Description:** Signals that the transaction has been received and queued.



# 4. Avalon-ST Sink BFM with Avalon-ST API Wrapper

The Avalon-ST Sink BFM with Avalon-ST API Wrapper provides VHDL support for the Avalon-ST Sink BFM. You can use the Avalon-ST Sink BFM with Avalon-ST API Wrapper in HDL simulators that support mixed language simulation.



The API wrapper is only supported in SOPC Builder. The API wrapper cannot be generated in Qsys to create VHDL simulation models.

The Avalon-ST Sink BFM with Avalon-ST API Wrapper component is implemented in SystemVerilog and uses an API wrapper to cast the Avalon-ST Sink BFM's method calls and returns into signals that are carried on the call and return interface ports. The wrapper is necessary because VHDL can only access ports and does not support the method calls used in the Avalon-ST Sink BFM. Figure 4–1 provides a high-level view of this component.

Testbench Using Mixed-Language Simulator **Avalon-ST Sink BFM with Avalon-ST Wrapper API Call** Avalon-ST Sink BFM Translator Interface API Methods API Calls and Returns (Tasks & Functions Ports to References SystemVerilog) Avalon-ST Avalon-ST Avalon-ST Function **Function** Returns Calls Avalon-ST Source Test Program VHDL VHDL

Figure 4-1. Avalon-ST Sink BFM with Avalon-ST Wrapper

In Figure 4–1, the API call interface and Avalon-ST call and return interface operate in separate clock domains with av\_clk synchronizing the FPGA logic and api\_clk synchronizing the Avalon-ST translation interface. The Avalon-ST interface, which is not part of the actual hardware design, operates at a much higher frequency than the Avalon-ST Sink BFM interface.

For every function call in the BFM, there is a channel identifier, which stores the fixed mapping between channel number and the function.

<\$install\_dir>/ip/altera/sopc\_builder\_ip/verification/lib/
altera\_avalon\_components\_pkg.vhd defines the following function calls:

- ST\_SINK\_INIT
- ST\_SINK\_SET\_READY
- ST\_SINK\_POP\_TRANS
- ST\_SINK\_GET\_TRANS\_IDLES
- ST\_SINK\_GET\_TRANS\_DATA
- ST\_SINK\_GET\_TRANS\_CHANNEL
- ST\_SINK\_GET\_TRANS\_SOP
- ST\_SINK\_GET\_TRANS\_EOP
- ST\_SINK\_GET\_TRANS\_ERROR
- ST\_SINK\_GET\_TRANS\_EMPTY
- ST\_SINK\_GET\_TRANS\_QUEUE\_SIZE

With the exception of the API wrapper, the Avalon-ST Sink BFM with Avalon-ST API Wrapper component is identical to the Avalon-ST Sink BFM. For more information about this component, refer to Chapter 3, Avalon-ST Sink BFM.

## 5. Avalon-ST Monitor




The Avalon-ST Monitor verifies Avalon-ST interfaces using SystemVerilog assertions. In addition, it provides test coverage reports so that you can determine when your test vectors provide sufficient test coverage for your DUT functionality.

The Avalon-ST Monitor is implemented in SystemVerilog and uses the SystemVerilog Assertion (SVA) language. The SVA language is supported by the Synopsys VCS, and Mentor Graphics Questa. If you are using ModelSim, the monitor component still compiles and simulates, but the assertion checking is disabled.

Figure 5–1 shows a testbench that uses an Avalon-ST Monitor to test components with Avalon-ST interfaces. This figure illustrates that the monitor's Avalon-ST source interface is connected to the DUT's Avalon-ST sink interface, and an Avalon-ST sink interface is connected to the DUT's Avalon-ST source interface. The test program communicates with the monitor. It uses the monitor's assertion checking and coverage groups to assure that all legal parameter values for the DUT's Avalon-ST interfaces are verified.

Figure 5-1. Testbench Using an Avalon-ST Monitor with Avalon-ST Interfaces



# **Parameters**

The Avalon-ST monitor supports the full range of signals defined for the Avalon-ST source and sink interfaces. You can customize the Avalon-ST source and sink interfaces using the parameters described in Table 5–1.

Table 5-1. Parameters for the Avalon-ST Monitor BFM

Parameter	Default Value	Legal Values	Description			
Port Widths						
Symbol width	8	_	Data symbol width in bits. The symbol width should be 8 for byte-oriented interfaces.			
Number of symbols	4	_	Numbers of symbols per word.			
Width of the channel signal	1	_	Specifies the width of the channel signal in bits.			
Width of the error port	1	_	Specifies the width of the error signal in bits.			
Width of the empty port	1	_	Specifies the width of the empty signal in bits.			
		Por	t Enables			
nclude the signals to support On On/Off		On/Off	When <b>On</b> , the interface includes a the startofpacket, endofpacket, and empty signals.			
Use the channel port	nel port On On/Off		When <b>On</b> , the interface includes a channel pin.			
Use the error port	On	On/Off	When <b>On</b> , the interface includes error pins.			
Use the ready port	On	On/Off	When <b>On</b> , the interface includes ready pins.			
Use the valid port	On	On/Off	When <b>On</b> , the interface includes valid pins.			
Use the empty port	On	On/Off	When <b>On</b> , the interface includes a empty pin.			
		Timin	g Attributes			
Ready latency	0	—	Specifies the readyLatency parameter for data interfaces that support backpressure. Refer to the Avalon Interface Specifications for more information.			
Number of beats per cycle		1-1024	Specifies the number of beats per cycle.			
Channel Attributes						
Max Channel Number	1	_	Specifies when a timeout will occur if a burst write transfer has not completed.			
Miscellaneous Properties						
Max Packet Size Covered	1	_	Specifies the maximum packet size.			

# **Application Program Interface**

This section describes the API for the Avalon-ST Monitor.

## **Assertion Checking**

Assertion checking methods enable and disable protocol assertions that are used to ensure protocol compliance. For example, the enable\_a\_no\_data\_outside\_packet method enables the assertion that verifies that no data is transmitted between the assertion of the endofpacket and the next startofpacket signals. If a violation is found, an error message is displayed on the console running the simulation. Error flags also are displayed in the waveform viewer. By default all assertions are enabled. However, depending on the parameterization of a the Avalon-ST interface, some assertions are automatically disabled. For example, you might have to disable some assertion checking to avoid generating error messages when injecting protocol errors to test the Avalon-ST component's error handling capability. The names of all methods that implement assertions begin with set\_enable\_a. By default, if your testbench includes the Avalon-ST monitor, the checking function is enabled. You can disable checking with the DISABLE\_ALTERA\_AVALON\_SIM\_SVA macro.

#### set\_enable\_a\_empty\_legal()

Prototype: set\_enable\_a\_empty\_legal().

Arguments: Boolean.
Returns: Void.

**Description:** Enables an assertion that ensures empty is 0 except when endofpacket is

asserted and that empty is always less than the number of symbols in a

packet.

#### set\_enable\_a\_less\_than\_max\_channel()

Prototype: set\_enable\_a\_less\_than\_max\_channel().

Arguments: Boolean.
Returns: Void.

**Description:** Enables an assertion that ensures that the value of the channel signal is

less than the maximum number of channels.

#### set\_enable\_a\_no\_data\_outside\_packet()

**Prototype:** set enable a no data outside packet().

Arguments: Boolean.
Returns: Void.

**Description:** Enables an assertion that ensures valid data is not transferred outside of

a packet when the interface uses packet transmission.

#### set\_enable\_a\_non\_missing\_endofpacket()

**Prototype:** set\_enable\_a\_non\_missing\_endofpacket().

Arguments: Boolean.
Returns: Void.

**Description:** Enables an assertion that ensures that the startofpacket signal is

asserted between each two assertions of an endofpacket signal.

#### set\_enable\_a\_non\_missing\_startofpacket()

Prototype: set\_enable\_a\_non\_missing\_startofpacket().

Arguments: Boolean. Returns: Void.

**Description:** Enables an assertion that ensures that each assertion of the

startofpacket signal is followed by the assertion of an endofpacket

signal.

#### set\_enable\_a\_valid\_legal()

Prototype: set\_enable\_a\_valid\_legal().

Arguments: Boolean.
Returns: Void.

**Description:** Enables an assertion that ensures valid is deasserted readyLatency

cycles after ready is deasserted if the readyLatency is greater than 0.

## **Coverage Group**

Coverage group ensures that the verification suite tests all expected functionality of the interface. For example, the <code>cover\_b2b\_packet\_different\_channel</code> method allows each individual coverage point to be enabled or disabled. When coverage points are disabled, they do not show up as missing coverage in the coverage report. By default all coverage groups are enabled. However, depending on the parameterization of a the Avalon-MM interface, some coverage groups are automatically disabled. For example, if the interface does not use packets, the coverage groups that test packet transfers are automatically disabled. The names of all methods that enable coverage functionality begin with <code>set\_enable\_c</code>.

To generate the coverage report when using the Synopsys VCS simulator, use the following command:

```
urg -dir simv.vdb ←
```

To generate the coverage report when using the ModelSim-Altera software, use the following command:

```
run -all ←
coverage report -details -file report.rpt ←
```

#### set\_enable\_c\_all\_idle\_beats()

Prototype: set\_enable\_c\_all\_idle\_beats().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for number of

transaction with all idle beats.

#### set\_enable\_c\_all\_valid\_beats()

Prototype: set\_enable\_c\_all\_valid\_beats().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for number of

transaction with all valid beats.

#### set\_enable\_c\_b2b\_data\_different\_channel()

Prototype: set\_enable\_c\_b2b\_data\_different\_channel().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures back-to-back valid signals for

different channels. It is disabled when channels are not supported.

#### set\_enable\_c\_b2b\_data\_same\_channel()

**Prototype:** set\_enable\_c\_b2b\_data\_same\_channel().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for back-to-back

valid signals for the same channel. It is disabled when channels are not

supported.

#### set\_enable\_c\_b2b\_packet\_different\_channel()

**Prototype:** set\_enable\_c\_b2b\_packet\_different\_channel().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for back-to-back

packet transmission for different channels. It is disabled when packet

transmission or channels are not supported.

#### set\_enable\_c\_b2b\_packet\_in\_different\_transaction()

**Prototype:** set\_enable\_c\_b2b\_packet\_in\_different\_transaction().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for back-to-back

packet transmission of different transactions. It is disabled when packet

transmission or channels are not supported.

#### set\_enable\_c\_b2b\_packet\_same\_channel()

**Prototype:** set\_enable\_c\_b2b\_packet\_same\_channel().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for back-to-back

packet transmission for the same channel. It is disabled when packet

transmission or channels are not supported.

#### set\_enable\_c\_b2b\_packet\_within\_single\_cycle()

Prototype: set\_enable\_c\_b2b\_packet\_within\_single\_cycle().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for back-to-back

packet transmission within a single cycle. It is disabled when packet

transmission or channels are not supported.

#### set\_enable\_c\_channel\_change\_in\_packet()

**Prototype:** set\_enable\_c\_channel\_change\_in\_packet().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage of a change of

channels within the packet transaction. It is disabled when either the

channel signal or packet transmission is not supported.

#### set\_enable\_c\_empty()

Prototype: set\_enable\_c\_empty().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage of a empty signal. It is

disabled when packet transmission is not supported.

#### set\_enable\_c\_error()

Prototype: set\_enable\_c\_error().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage of all bits of the error

signal. It is disabled when the error signal is not supported.

#### set enable c error in middle of packet()

Prototype: set\_enable\_c\_error\_in\_middle\_of\_packet().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for the assertion of the

error signal in the middle of a packet. It is disabled when the error signal

is not supported.

#### set\_enable\_c\_idle\_beat\_between\_packet()

Prototype: set\_enable\_c\_idle\_beat\_between\_packet().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for packet transactions

that own idle beats in between. It is disabled when packet transmission is

not supported.

#### set\_enable\_c\_multiple\_packet\_per\_cycle()

Prototype: set\_enable\_c\_multiple\_packet\_per\_cycle().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for number of

transactions that carry multiple packets per single cycle. It is disabled

when packet transmission is not supported.

#### set\_enable\_c\_non\_valid\_ready()

Prototype: set\_enable\_c\_non\_valid\_ready().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for the assertion of

valid signal with different values for readyLatency. Refer to the Avalon

Interface Specifications for more information.

#### set\_enable\_c\_non\_valid\_non\_ready()

Prototype: set\_enable\_c\_non\_valid\_non\_ready().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for the deassertion of

both ready and valid. It is disabled when the ready signal is not

supported.

#### set\_enable\_c\_packet()

Prototype: set\_enable\_c\_packet().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage packet transmission

for different values of the channel signal. It is disabled when packet

transmission is not supported.

#### set\_enable\_c\_packet\_no\_idles\_no\_back\_pressure()

**Prototype:** set\_enable\_c\_packet\_no\_idles\_no\_back\_pressure().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage of packet transaction

without back pressure and idle cycles. It is disabled when packet

transmission is not supported.

#### set\_enable\_c\_packet\_size()

Prototype: set\_enable\_c\_packet\_size().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for different size of

packets. It is disabled when packet transmission is not supported.

#### set\_enable\_c\_packet\_with\_back\_pressure()

Prototype: set\_enable\_c\_packet\_with\_back\_pressure().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage of packet transaction

with backpressure. It is disabled when either the ready signal or packet

transmission is not supported.

#### set\_enable\_c\_packet\_with\_idles()

Prototype: set\_enable\_c\_packet\_with\_idles().

Arguments: Boolean.

Returns: Void.

**Description:** Enables a coverage point that ensures test coverage of packet transaction

with idle cycles. It is disabled when packet transmission is not supported.

#### set enable c partial valid beats()

Prototype: set\_enable\_c\_partial\_valid\_beats().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for number of

transaction with partially valid beats.

#### set\_enable\_c\_single\_packet\_per\_cycle()

Prototype: set\_enable\_c\_single\_packet\_per\_cycle().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for number of

transactions that carry a single packet per cycle. It is disabled when packet

transmission is not supported.

#### set\_enable\_c\_transfer()

Prototype: set\_enable\_c\_transfer().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage of a valid signal is

asserted correctly for different channels. It is disabled when the ready or

valid signals are not supported.

#### set\_enable\_c\_transaction\_after\_reset()

Prototype: set\_enable\_c\_transaction\_after\_reset().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for transaction on the

first cycle after reset.

#### set\_enable\_c\_valid\_non\_ready()

Prototype: set\_enable\_c\_valid\_non\_ready().

Arguments: Boolean.
Returns: Void.

**Description:** Enables a coverage point that ensures test coverage for valid signal when

ready is deasserted. It is disabled when the readyLatency is greater than

0.

# **Transaction Monitoring**

Transaction monitoring is carried out through the transaction collector module. The transaction collector collects the transactions, encapsulates them into descriptors, and inserts the transactions into queue. The API provides the mechanism to query the transactions in queue and disposes them as they are processed. By default, the transaction collector module is disabled. You must define the

ENABLE\_ALTERA\_AVALON\_TRANSACTION\_RECORDING Verilog macro to enable this feature. This macro is required to ensure backward compatibility and to avoid breaking existing test cases.

#### get\_transaction\_channel()

 $\begin{tabular}{ll} \textbf{Prototype:} & get\_transaction\_channel(). \end{tabular}$ 

Arguments: None.

Returns: STChannel t.

**Description:** Returns the channel identifier for the most recently removed transaction.

#### get\_transaction\_data()

Prototype: get\_transaction\_data().

**Description:** Returns the data in the most recently removed transaction.

#### get\_transaction\_empty()

Prototype:

get\_transaction\_empty().

Arguments: None.

Returns: STEmpty t.

**Description:** Returns the number of empty symbols in the most recently removed

transaction.

#### get\_transaction\_eop()

s

Prototype: get\_transaction\_eop().

Arguments: None. Returns: bit.

**Description:** Returns the transaction end of packet status in the most recently removed

transaction.

### get\_transaction\_error()

s

Prototype: get\_transaction\_error().

Arguments: None.

Returns: STError\_t.

**Description:** Returns the error in the most recently removed transaction.

#### get\_transaction\_idles()

**Prototype:** get\_transaction\_idles().

Arguments: None.

Returns: bit[31:0].

**Description:** Returns the number of idle cycles in the most recently removed

transaction.

## get\_transaction\_queue\_size()

Prototype: get\_transaction\_queue\_size().

Arguments: None. Returns: int.

**Description:** Returns the length of the queue holding received transactions.

#### get\_transaction\_sop()

Prototype: get\_transaction\_sop().

Arguments: None. Returns: bit.

**Description:** Returns the transaction start of packet status in the most recently removed

transaction.

#### get\_version()

Prototype: string get\_version().

Arguments: None.
Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For

example, version 10.1 sp1 is encoded as "10.1.1".

#### pop\_transaction()

Prototype: void pop\_transaction().

**Arguments:** None. **Returns:** void.

**Description:** Removes the transaction descriptor from the queue so that the testbench

can query it with the get\_transaction methods.

#### set\_transaction\_fifo\_max()

Prototype: set\_transaction\_fifo\_max().

Arguments: int level.

Returns: Void.

**Description:** Sets the maximum transaction level of the FIFO. The event

signal\_transaction\_fifo\_max is triggered when this level is

exceeded.

#### set\_transaction\_fifo\_threshold()

Prototype: set\_transaction\_fifo\_threshold().

Arguments: int level.

Returns: Void.

**Description:** Sets the threshold alert level of the FIFO. The event

signal\_transaction\_fifo\_threshold is triggered when this level is

exceeded.

#### signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a fatal error has occured in this module.

#### signal\_transaction\_fifo\_overflow

**Prototype:** signal\_transaction\_fifo\_overflow.

**Arguments:** None. **Returns:** void.

**Description:** Notifies the testbench that the FIFO is full and further transactions are

dropped.

#### signal\_transaction\_fifo\_threshold

**Prototype:** signal\_transaction\_fifo\_threshold.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that the transaction FIFO threshold level has

exceeded.

#### signal\_transaction\_received

**Prototype:** signal\_transaction\_received.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a transaction has been received and queued.



# Section V. Conduit and External Memory

This section provides information about conduit and external memory BFMs. This section includes the following chapters:

- Chapter 1, Conduit BFM
- Chapter 2, Tri-State Conduit BFM
- Chapter 3, External Memory BFM




You can use Conduit BFMs to verify the following aspects of Avalon Conduit interfaces:

- Port compatibility and polarity
- Legal port widths
- Conduit BFMs are only supported in Qsys.

# **Block Diagram**

Figure 1–1 shows a block diagram of a Conduit BFM.

Figure 1-1. Conduit BFM Block Diagram



An Avalon Conduit interface can have an arbitrary number of ports. Each port can be an input, output, or bidirectional port. Legal port widths range from 1 through 1024 bits in size. Each port has an associated role name. This role name is an arbitrary string. Qsys uses these names to check for conduit interconnect compatibility between components. A connection is legal when two conduit interconnected components have the same port role names and complementary directions. For example, when an input connects with an output, the connection is legal. A port can also have a specific role named export. Ports with this role name are exported from the current system design module to the Conduit BFM module I/O.

A set of functions forming the API are used to construct or deconstruct transactions. Outgoing transactions are driven out on the physical conduit interface and vice versa.

1–2 Chapter 1: Conduit BFM
Parameters

At the beginning of the simulation, registers that store the data that is sent to the output ports are empty. The Conduit BFM drives 'x' to the output port until you rewrite the registers by calling the set\_<role name> API. Initially, bidirectional ports work as input ports. You can change its functionality by calling the set\_<role name>\_oe API. The Conduit BFM prints out a message when the behavior of the bidirectional port changes from an input port to an output port and vice versa. Bidirectional ports drive register values to the interface when this API is set to 1. Otherwise, bidirectional ports work as input ports. You can call the get\_<role name> API to obtain the value coming from the input and bidirectional ports.

## **Parameters**

The Conduit BFM supports signals that interface to external memory devices, such as address, data, and control signals that have the signal type export.



For more information about Avalon Conduit interfaces supported in Qsys, refer to the *Avalon Interface Specifications (version 2.0)*.

Table 1–1 lists the parameter settings for the Conduit BFM.

Table 1–1. Conduit BFM Parameter Settings

Option	Default Value	Legal Values	Description	
Role	_	Any string	Specifies the role name of each port.	
Width	1	1–1024	Specifies the port width.	
Direction	input	input, output, bidir	Specifies the direction of the signal.	

# **Application Program Interface**

This section describes the API for the Conduit BFM.

## get\_<role name>()

**Prototype:** int <<width of the role name port> get\_<role name>().

**Arguments:** None.

**Returns:** Int <width of the role name port>.

**Description:** Returns interface signal value from the input/bidirectional port.

## get\_version()

Prototype: string get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

## set\_<role name>()

Prototype: void set\_<role name>().

Arguments: new\_value.

Returns: void.

**Description:** Rewrites the registers inside the BFMs that are driven to the *<role name>* output ports.

# set\_*<role name>*\_oe()

Prototype: void set\_<role name>\_oe().

**Arguments:** bit enable. **Returns:** void

**Description:** Enables the bidirectional ports when the value is set to 1.

## signal\_input\_<role name>\_change

**Prototype:** signal\_input\_<*role name*>\_change.

**Description:** Triggers when the input signal for a particular port changes its value. For a bidirectional

port, this event is only triggered if its input value defers from its last input value.



You can use the Tri-State Conduit BFM to verify the following aspects of Avalon-TC interfaces:


- Port compatibility and polarity
- Legal port widths



# **Block Diagram**

Figure 2–1 shows a block diagram of a Tri-State Conduit BFM connected to an external component using an Avalon-TC interface.

Figure 2–1. Conduit BFM Block Diagram



An Avalon-TC interface can have an arbitrary number of ports. Each port has an associated role name. This role name is an arbitrary string. The difference between conduit interfaces and Avalon-TC interface is the way in which bidirectional ports are handled. In Avalon-TC interfaces, a bidirectional port is decomposed into three distinct unidirectional port signals with role names having the following suffixes:

- <role name>\_in
- <role name>\_out
- <role name>\_outen

The set of bidirectional ports in the Avalon-TC interface are grouped together. The Avalon-TC interface also includes the request port, the grant port, and an associated clock. These request and grant signals are the control signals to and from the arbiter that controls access to the shared media.

The following port combinations are not legal:

- In and out roles (without a <role name>\_outen role)
- In and outen roles (without a <role name>\_out role)
- Only an outen role (without a <role name>\_out role)

## **Parameters**

The Tri-State Conduit BFM supports signals that interface to multiple external memory devices.



For more information about the Avalon-TC interface supported in Qsys, refer to the *Avalon Interface Specifications (version 2.0)*.

Table 2–1 lists the parameter settings for the Tri-State Conduit BFM.

Table 2–1. Tri-State Conduit BFM Parameter Settings

Option	Default Value	Legal Values	Description
Role	_	Any string	Specifies the role name of each port.
Width	1	1–1024	Specifies the port width.
USE_INPUT	1	<b>0</b> or <b>1</b>	Specifies an input port.
USE_OUTPUT	1	<b>0</b> or <b>1</b>	Specifies an output port.
USE_OUTPUTENABLE	1	<b>0</b> or <b>1</b>	Specifies an output enable port.
MAX_MULTIPLE_TRANSACTION	1024	_	Specifies the maximum transactions of data while request and grant signals are asserted. The value is constraint by the number of roles.

## **Application Program Interface**

This section describes the API for the Tri-State Conduit BFM.

## get\_input\_transaction\_queue\_size()

Prototype: int get\_input\_transaction\_queue\_size().

Arguments: None. Returns: Int.

**Description:** Returns the size of the queued input transaction in the BFM.

## get\_output\_transaction\_queue\_size()

Prototype: int get\_output\_transaction\_queue\_size().

Arguments: None. Returns: Int.

**Description:** Returns the size of the queued output transaction in the BFM.

# get\_transaction\_<role name>\_in()

**Prototype:** int <width of the role name port>get\_transaction\_<role name>\_in().

Arguments: None.

**Returns:** Int <width of the role name port>.

**Description:** Returns the interface signal value from the *<role name>\_*in input ports.

# get\_transaction\_latency()

Prototype: int get\_transaction\_latency().

Arguments: None. Returns: Int.

**Description:** Returns the latency field value from the input transaction.

# get\_version()

Prototype: string get\_version().

Arguments: None.
Returns: String.

**Description:** Returns the BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

## pop\_transaction()

Prototype: void pop\_transaction().

Arguments: None. Returns: void.

**Description:** Returns the input transaction queued inside the BFM. A fatal error triggers if you remove

a transaction from an empty queue.

## push\_transaction()

Prototype: void push\_transaction().

Arguments: None. Returns: void.

**Description:** Registers an output transaction into the BFM. All registered output transactions are put

into transaction queue. A fatal error triggers if you insert a transaction while the BFM is

reset.

## set\_max\_transaction\_queue\_size()

**Prototype:** void set\_max\_transaction\_queue\_size(int size).

Arguments: int size. Returns: void.

**Description:** Sets the maximum size of the queued transactions. The BFM triggers an event when the

queued transactions goes above the maximum size.

# set\_min\_transaction\_queue\_size()

Prototype: int set\_min\_transaction\_queue\_size().

Arguments: None. Returns: void.

**Description:** Sets the minimum size of the queued transactions. The BFM triggers an event when the

queued transactions falls below the minimum size.

## set\_num\_of\_transactions()

Prototype: int set\_num\_of\_transactions().
Arguments: int multiple\_transaction\_num.

Returns: void.

**Description:** Sets the number of transactions to the DUT.

## set transaction <role name> out()

Prototype: void set\_transaction\_<role name>\_out().

Arguments: int index.

Returns: void.

**Description:** Sets the value of the transaction to the *<role name>\_*out output ports.

## set\_transaction\_<*role name*>\_outen()

Prototype: string set\_transaction\_<role name>\_outen().

**Arguments:** int index.

bit outen.

Returns: void.

**Description:** Sets the value of the transaction to the *<role name>\_*outen output ports.

## set\_transaction\_idles()

Prototype: void set\_transaction\_idles().

Arguments: bit[31:0] idle\_cycles.

Returns: void.

**Description:** Sets the number of idle cycles that elapse before driving the out-going transaction.

# set\_valid\_transaction\_<role name>\_out()

**Prototype:** void set\_valid\_transaction\_<role name>\_out().

Arguments: int index.

Returns: void.

**Description:** Sets the value of the valid transaction to the *<role name>\_*out output port.

# $signal\_all\_transactions\_complete$

**Prototype:** signal\_all\_transactions\_complete.

**Arguments:** None. **Returns:** void

**Description:** Triggers when all the queued output and input transactions are completely retrieved.

# signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a fatal error has occured in this module.

# signal\_grant\_deasserted\_while\_request\_remain\_asserted()

**Prototype:** signal\_grant\_deasserted\_while\_request\_remain\_asserted.

Arguments: None. Returns: void.

**Description:** Triggers when the grant signal changes value from high to low while the request signal

remains asserted.

# signal\_interface\_granted

**Prototype:** signal\_interface\_granted.

**Arguments:** None. **Returns:** void

**Description:** Triggers when the grant signal is asserted.

## signal\_max\_transaction\_queue\_size

**Prototype:** signal\_max\_transaction\_queue\_size.

Arguments: None. Returns: void.

**Description:** Triggers when the size of the pending queue exceeds the maximum size.

## signal\_min\_transaction\_queue\_size

**Prototype:** signal\_min\_transaction\_queue\_size.

Arguments: None. Returns: void.

**Description:** Triggers when the size of the pending queue falls below the minimum size.

# 3. External Memory BFM



You can use external memory BFMs to verify the following aspects of external memory interfaces:

- Read and write operations
- Memory initialization
- External Memory BFMs are only supported in Qsys.

### **Functional Description**

This section provides a functional description of the external memory BFM. It includes the following topics:

- "Block Diagram"
- "Initializing the Memory Content" on page 3–2
- "Reading and Writing to the Memory Content" on page 3–2

#### **Block Diagram**

Figure 3–1 shows a block diagram of how to use the external memory BFM with tristate components.

Figure 3-1. Usage of External Memory BFM with Tristate Components




Table 3–2 lists the function of the external memory BFM and its related components.

Table 3–1. External Memory BFM and Related Components

Component	Description		
External memory BFM	Represents the external RAM. The external memory BFM is a memory model with an Avalon-TC interface. The BFM also models a set of memories that are supported by the generic tristate controller component.		
Tristate Conduit Bridge	Converts Avalon-TC signals into conduit signals.		
Tristate Conduit Pin Sharer			
Tristate Conduit Inverse Pin Sharer	Carries the shared address bus and data.		
Generic Tristate Controller	Controls the external memory BFM. The generic tristate controller accepts read and write requests and converts these requests into necessary SDRAM and bank management commands.		



For more information about tristate conduit bridge, refer to "Tristate Conduit Bridge" section in the *Qsys Interconnect* chapter of the *Quartus II Handbook*.

For more information about tristate conduit pin sharer, refer to "Tristate Conduit Pin Sharer" section in the Qsys Interconnect chapter of the Quartus II Handbook. For more information about generic tristate controller, refer to "Generic Tristate Controller" section in the Qsys Interconnect chapter of the Quartus II Handbook.

#### **Initializing the Memory Content**

At the beginning of the simulation, the external memory BFM loads the memory initialization file (INIT\_FILE) to initialize its memory content. For example, if the memory file has a memory size of 50, the BFM fills its memory content with addresses 0–49. However, if you do not provide the memory initialization file, the memory content of the BFM remains blank.

### Reading and Writing to the Memory Content

You can read or write to the memory content through the APIs or the interface signals.

#### **Reading from the Memory**

The BFM uses cdt data io as a bidirectional data port. During read transfers, this port acts as an output port and drives the corresponding address memory content when the BFM asserts or deasserts the following signals:

- Asserts cdt\_output\_enable signal
- Asserts cdt\_read signal
- Deasserts cdt\_write signal
- Asserts cdt\_chip\_select signal

Otherwise, the cdt\_data\_io port acts as an inactive input port and is held in high impedance state.

### **Writing to the Memory**

The BFM overwrites its memory content when the BFM asserts the following signals:

- cdt\_write signal
- cdt\_chip\_select signal

# **Parameters**

Table 3–2 lists the parameter settings for the external memory BFM.

Table 3–2. External Memory BFM Parameter Settings (Part 1 of 2)

Option	Default Value	Legal Values	Description		
	Port Enables				
Use the byteenable signal	On	On/Off	When <b>On</b> , the interface includes a byteenable pin to enable specific byte lanes during transfer.		
Use the chip select signal	On	On/Off	When <b>On</b> , the interface includes a chipselect pin. When present, the slave port ignores all Avalon-MM signals unless chipselect is asserted. chipselect is always present in combination with read or write.		
Use the write signal	On	On/Off	When <b>On</b> , the interface includes a write pin that enables the write-request signal.		
Use the read signal	On	On/Off	When <b>On</b> , the interface includes a read pin that enables the read-request signal.		
Use the output enable signal	On	On/Off	When <b>On</b> , the interface includes an outputenable pin.		
Use the begintransfer signal	On	On/Off	When <b>On</b> , the interface includes a begintransfer pin.		
Use the reset input signal	Off	On/Off	When <b>On</b> , the interface includes a reset pin.		
Use the active low byteenable signal	Off	On/Off	When <b>On</b> , the interface includes an active low byteenable pin.		
Use the active low chipselect signal	Off	On/Off	When <b>On</b> , the interface includes an active low chipselect_n pin.		
Use the active low write signal	Off	On/Off	When <b>On</b> , the interface includes an active low write_n pin.		
Use the active low read signal	Off	On/Off	When <b>On</b> , the interface includes an active low read_n pin.		
Use the active low outputenable signal	Off	On/Off	When <b>On</b> , the interface includes an active low outputenable_n pin.		
Use the active low begintransfer signal	Off	On/Off	When <b>On</b> , the interface includes an active low begintransfer_n pin.		
Use the active low reset signal	Off	On/Off	When <b>On</b> , the interface includes an active low reset_n pin.		

Table 3-2. External Memory BFM Parameter Settings (Part 2 of 2)

Option	Default Value	Legal Values	Description	
Interface Signals Name				
Address Role	cdt_address	_		
Data Role	cdt_data_io	_		
Write Role	cdt_write	_		
Read Role	cdt_read	_	Specifies the conduit interface role name that	
Byteenable Role	cdt_byteenable	_	matches the role name on the external memory	
Chip Select Role	cdt_chipselect	_	device.	
Outputenable Role	cdt_outputenable	_		
Begintransfer Role	cdt_begintransfer			
Reset Role	cdt_reset	_		
	Port	Widths		
Address width	8	1–32	Specifies the address width in bits.	
Symbol width	8	1-1024	Specifies the data symbol width in bits.	
Number of symbols	4	1, 2, 4, 8, 16, 32, 64, 128	Specifies the number of symbols in a data.	
Memory Contents				
Memory Initialization	altera_external_memory_ bfm.hex	_	Specifies the file to initialize the memory content at the beginning of the simulation. The BFM supports only one memory file.	
Interface Timing				
Read Latency of Interface	0	_	Specifies the read latency of the interface.	

### **Application Program Interface**

This section describes the API for the external memory BFM.

### fill()

Prototype: fill().

Arguments: logic[DATA\_W-1:0] data.

bit[DATA\_W-1:0] increment.

bit[CDT\_ADDRESS\_W-1:0] address low.
bit[CDT\_ADDRESS\_W-1:0] address high.

Returns: void.

**Description:** Overwrites the memory content at the starting address specified by address\_low until

the ending address specified by address\_high. The data field indicates the data value. The increment field indicates the data value increment from one address to the next

address. For example, fill (data[1], increment[2], address\_low[10],

address\_high[12]) fills the memory as follows: memory[address=10] is filled with data value 1

memory[address=11] is filled with data value 3

memory[address=12] is filled with data value 5

### read()

Prototype: read().

**Arguments:** bit[CDT\_ADDRESS\_W-1:0] address.

Returns: logic[DATA\_W-1:0].

**Description:** Retrieves the memory content from an address you specify.

### signal\_api\_call

Prototype: signal\_api\_call.

Arguments: None.
Returns: void.

**Description:** Triggers when a client make an API call.

### write()

Prototype: write().

**Arguments:** bit[CDT\_ADDRESS\_W-1:0] address.

logic[DATA\_W-1:0] data.

Returns: void.

**Description:** Overwrites the memory content at an address you specify.



# Section VI. Nios II Custom Instruction RFMs

This section provides information about Nios II Custom Instruction Master and Slave BFMs. This section includes the following chapters:

- Chapter 1, Nios II Custom Instruction Master BFM
- Chapter 2, Nios II Custom Instruction Slave BFM



### 1. Nios II Custom Instruction Master BFM


You can use Nios II Custom Instruction Master BFM to verify the following aspects of the Nios II custom instruction master interface:

- Combinational and multicycle master custom instructions
- Extended instructions
- The Nios II Custom Instruction Master BFM is only supported in Qsys.

### **Block Diagram**

Figure 1–1 shows a block diagram of a Nios II Custom Instruction Master BFM.

Figure 1-1. Custom Instructions Master BFM Block Diagram



**Parameters** 

The Nios II Custom Instruction Master BFM uses queues to manage instructions. You can create instructions and push them into the instruction queue. The BFM then removes the instructions out one-by-one and drives them on the interface. You can insert the instructions simultaneously at the beginning of the simulation. If there is no instruction to execute, the BFM drives unknown (X), except on the readra, readrb, and writerc control ports which are driven high.

The result is sampled based on the driven instruction and inserted into a result queue. You can remove the result on an event basis, or at the end of the simulation.

### **Parameters**

Table 1–1 lists the parameter settings for the custom instruction master BFM interface.

Table 1-1. Custom Instruction Master BFM Parameter Settings

Option	Default Value	Legal Values	Description	
General				
Number of Occupate to Hea	2	0,1,2	Specifies the number of operands to use.	
			0: no operands are used	
Number of Operands to Use			1: use dataa port only	
			2: use dataa and datab ports	
Fixed Length for Multi-cycle Mode	2	_	Specifies the fixed length for multi-cycle mode.	
Port Enables			ort Enables	
Use Result Port	On	On/Off	When <b>On</b> , the interface includes a result pin.	
Use Multi-cycle Mode	Off	On/Off	When <b>On</b> , the interface can include a start pin, a done pin, both pins, or neither pins. The result returns in any of the following conditions:	
			With a start signal—Result returns together with an instruction.	
			<ul> <li>Without a start signal—Result returns with instruction on the bus at every clock cycle.</li> </ul>	
			■ With a done signal—Result returns at any time.	
			■ Without a done signal—Result returns at a fixed cycle.	
Using start port	On	On/Off	When <b>On</b> , the interface includes a start pin.	
Using done port	On	On/Off	When <b>On</b> , the interface includes a done pin.	
Use Extended Port	Off	On/Off	When <b>On</b> , the interface includes a n pin.	
Extended Port Width	1	_	Specifies the width of the extended n port.	
Use Internal Register a	Off	On/Off	When <b>On</b> , the interface includes the readra and a pins.	
Use Internal Register b	Off	On/Off	When <b>On</b> , the interface includes the readrb and b pins.	
Use Internal Register c	Off	On/Off	When <b>On</b> , the interface includes the readro and opins.	

### **Application Program Interface**

This section describes the API for the Nios II Custom Instruction Master BFM.

### get\_instruction\_queue\_size()

Prototype: int get\_instruction\_queue\_size(int size).

**Description:** Returns the number of instructions in the queue.

### get\_result\_delay()

Prototype: int get\_result\_delay().

Arguments: None.

**Returns:** Width of the data (ci\_data\_t)that can contain the following variables:

[Word\_width-1:0][Ext\_width-1:0][Addr\_width-1:0]

**Description:** Returns the result delay.

#### get\_result\_queue\_size()

Prototype: int get\_result\_queue\_size(int size).

 $\begin{tabular}{lll} \mbox{Arguments:} & \mbox{None.} \\ \mbox{Returns:} & \mbox{int size.} \\ \end{tabular}$ 

**Description:** Returns the number of results in the queue.

### get\_result\_value()

Prototype: string get\_result\_value().

Arguments: None.

**Returns:** Width of the data (ci\_data\_t) that can contain the following variables:

[Word\_width-1:0]Ext\_width-1:0][Addr\_width-1:0]

**Description:** Returns the instruction result.

### get\_version()

Prototype: string get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

### insert\_instruction()

Prototype: void insert\_instruction().

Arguments: ci\_data\_t dataa.

ci\_data\_t datab.

ci\_n\_t n.
ci\_addr\_t a.
ci\_addr\_t b.
ci\_addr\_t c.
logic readra.
logic readrb.
logic writerc.
ci\_data\_t idle.
int err\_inj.

Returns: void.

**Description:** A simplified API to set and push instructions.

### pop\_result()

Prototype: void pop\_result().

Arguments: None. Returns: void..

**Description:** Removes the result instruction from the queue before querying the contents.

### push\_instruction()

**Prototype:** void push\_instruction().

Arguments: None. Returns: void.

**Description:** Inserts a new instruction into the queue.

#### retrive\_result()

Prototype: void retrive\_result.

Arguments: output ci\_data\_t value.

output ci\_data\_t delay.

Returns: void.

**Description:** A simplified API to remove and retrieve results.

#### set\_ci\_clk\_en()

Prototype: void set\_ci\_clk\_en().

**Arguments:** bit enable.

Returns: void.

**Description:** Sets the ci\_clk\_en signal synchronously with the clock.

#### set\_clock\_enable\_timeout()

Prototype: void set\_clock\_enable\_timeout().

**Arguments:** int timeout.

Returns: void.

**Description:** Sets the timeout value for the clock enable. Sets the value to 0 (zero)to disable timeouts.

### set\_instruction\_a()

Prototype: void set\_instruction\_a().

Arguments: ci\_addr\_t address.

Returns: void.

**Description:** Sets the instruction register file address a value.

### set\_instruction\_b()

Prototype: void set\_instruction\_b().

Arguments: ci\_addr\_t address.

Returns: void.

**Description:** Sets the instruction register file address b value.

### set\_instruction\_c()

Prototype: void set\_instruction\_c().

Arguments: ci\_addr\_t address.

Returns: void.

**Description:** Sets the instruction register file address c value.

### set\_instruction\_dataa()

Prototype: void set\_instruction\_dataa().

Arguments: ci\_data\_t data.

Returns: void.

**Description:** Sets the instruction dataa operand value.

#### set\_instruction\_datab()

Prototype: void set\_instruction\_datab().

Arguments: ci\_data\_t data.

Returns: void.

**Description:** Sets the instruction datab operand value.

#### set instruction err inject()

Prototype: void set\_instruction\_err\_inject().

Arguments: int err\_inj.

Returns: void.

**Description:** Sets the instruction to execute in pre-defined error.

#### set\_instruction\_idle()

Prototype: void set\_instruction\_idle().

Arguments: ci\_data\_t idle.

Returns: void.

**Description:** Sets the instruction idle value.

### set\_instruction\_n()

Prototype: void set\_instruction\_n().

Arguments: ci\_n\_t code.

Returns: void.

**Description:** Sets the instruction extended opcode value n.

### set\_instruction\_readra()

Prototype: void set\_instruction\_readra().

Arguments: logic enable.

Returns: void.

**Description:** Sets the instruction register file read a value.

#### set\_instruction\_readrb()

Prototype: void set\_instruction\_readrb().

Arguments: logic enable.

Returns: void.

**Description:** Sets the instruction register file read b value.

#### set\_instruction\_timeout()

Prototype: void set\_instruction\_timeout().

**Arguments:** int timeout.

Returns: void.

**Description:** Sets the timeout value for an instruction. Sets the value to 0 (zero) to disable the

timeout.

### set\_instruction\_writerc()

Prototype: void set\_instruction\_writerc().

**Arguments:** logic enable.

Returns: void.

**Description:** Sets the instruction register file write c value.

### set\_max\_instruction\_queue\_size()

**Prototype:** void set\_max\_instruction\_queue\_size(int size).

Arguments: int size.

Returns: void.

**Description:** Sets the pending instruction queue size maximum threshold.

### set\_max\_result\_queue\_size()

**Prototype:** void set\_max\_result\_queue\_size(int size).

Arguments: int size.

Returns: void.

**Description:** Sets the pending result queue size maximum threshold.

### set\_min\_instruction\_queue\_size()

**Prototype:** void set\_min\_instruction\_queue\_size(int size).

Arguments: int size. Returns: void.

**Description:** Sets the pending instruction queue size minimum threshold.

#### set\_min\_result\_queue\_size()

**Prototype:** void set\_min\_result\_queue\_size(int size).

Arguments: int size..

Returns: void.

**Description:** Sets the pending result queue size minimum threshold.

#### set\_result\_timeout()

Prototype: void set\_result\_timeout().

**Arguments:** int timeout.

Returns: void.

**Description:** Sets the timeout value for a result. Set the value to 0 to disable timeout.

#### signal unexpected result received

**Prototype:** signal\_unexpected\_result\_received.

Arguments: None. Returns: void.

**Description:** Signals that a result has been received without an instruction.

### signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

Arguments: None. Returns: void.

**Description:** Notifies the testbench that a fatal error has occured in this module.

### $signal\_instructions\_completed$

**Prototype:** signal\_instructions\_completed.

**Description:** Signals that all instructions in the BFM has been executed.

### $signal\_instruction\_start$

**Prototype:** signal\_instruction\_start.

Arguments: None. Returns: void.

**Description:** Signals that an instruction has been driven to the interface.

### signal\_max\_instruction\_queue\_size

**Prototype:** signal\_max\_instruction\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the maximum pending instruction queue size threshold has been exceeded.

#### signal\_max\_result\_queue\_size

**Prototype:** signal\_max\_result\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the maximum pending result queue size threshold has been exceeded.

### signal\_min\_instruction\_queue\_size

**Prototype:** signal\_min\_instruction\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the pending instruction queue size is below the minimum threshold.

#### signal\_min\_result\_queue\_size

**Prototype:** signal\_min\_result\_queue\_size.

Arguments: None. Returns: void.

**Description:** Signals that the pending result queue size is below the minimum threshold.

### signal\_result\_received

**Prototype:** signal\_result\_received.

Arguments: None. Returns: void.

**Description:** Signals that a result has been received.



### 2. Nios II Custom Instruction Slave BFM


You can use Nios II Custom Instruction Slave BFM to verify the following aspects of the Nios II custom instruction slave interface:

- Combinational and multicycle slave custom instructions
- Extended instructions
- The Nios II Custom Instruction Slave BFM is only supported in Qsys.

# **Block Diagram**

Figure 2–1 shows a block diagram of a Nios II Custom Instruction Slave BFM.

Figure 2-1. Custom Instructions Slave BFM Block Diagram



The Nios II Custom Instruction Slave BFM does not use queues to manage the instructions or results. Without queues, the BFM uses events to retrieve the instructions and to drive results. This method allows greater flexibility in controlling the output result (for example, driving a result when the interface is unknown). If there is an instruction and you do not provide the result, the BFM drives the old result onto the interface. If there is no instruction at all, the BFM drives unknown (X) on the interface.

### **Parameters**

Table 2–1 lists the parameter settings for the custom instruction master BFM interface.

Table 2-1. Custom Instruction Master BFM Parameter Settings

able 2–1. Custom instruction master brin Parameter Settings				
Option	Default Value	Legal Values	Description	
			General	
Number of Operands to Use	2	0,1,2	Specifies the number of operands to use.	
			0: no operands are used.	
Mulliper of Operatios to Ose			1: use dataa port only.	
			2: use dataa and datab ports.	
Fixed Length for Multi-cycle Mode	2	_	Specifies the fixed length for multi-cycle mode.	
Port Enables			ort Enables	
Use Result Port	On	On/Off	When <b>On</b> , the interface includes a result pin.	
Use Multi-cycle Mode	Off	On/Off	When <b>On</b> , the interface can include a start pin, a done pin, both pins, or neither pins. The result returns in any of the following conditions:	
			<ul><li>With a start signal—Result returns together with an instruction.</li></ul>	
			<ul> <li>Without a start signal—Result returns with instruction on the bus at every clock cycle.</li> </ul>	
			■ With a done signal—Result returns at any time.	
			■ Without a done signal—Result returns at a fixed cycle.	
Using start port	On	On/Off	When <b>On</b> , the interface includes a start pin.	
Using done port	On	On/Off	When <b>On</b> , the interface includes a done pin.	
Use Extended Port	Off	On/Off	When <b>On</b> , the interface includes a n pin.	
Extended Port Width	1	_	Specifies the width of the extended n port.	
Use Internal Register a	Off	On/Off	When <b>On</b> , the interface includes the readra and a pins.	
Use Internal Register b	Off	On/Off	When <b>On</b> , the interface includes the readrb and b pins.	
Use Internal Register c	Off	On/Off	When <b>On</b> , the interface includes the readrc and c pins.	

### **Application Program Interface**

This section describes the API for the Nios II Custom Instruction Slave BFM.

#### get\_ci\_clk\_en()

**Prototype:** void get\_ci\_clk\_en(bit enable).

Arguments: None.

**Returns:** bit enable.

**Description:** Retrieves the clock enable signal.

### get\_instruction\_a()

Prototype: string get\_instruction\_a().

Arguments: None.

Returns: ci\_addr\_t.

**Description:** Retrieves the instruction register file address a value.

### get\_instruction\_b()

Prototype: string get\_instruction\_b().

Arguments: None.

Returns: ci\_addr\_t.

**Description:** Retrieves the instruction register file address b value.

### get\_instruction\_c()

Prototype: string get\_instruction\_c().

Arguments: None.

Returns: ci\_addr\_t.

**Description:** Retrieves the instruction register file address c value.

### get\_instruction\_dataa()

Prototype: void get\_instruction\_dataa().

Arguments: None.

Returns: ci\_data\_t data.

**Description:** Retrieves the instruction dataa operand value.

### get\_instruction\_datab()

Prototype: void get\_instruction\_datab().

Arguments: None.

Returns: ci\_data\_t data.

**Description:** Retrieves the instruction datab operand value.

#### get\_instruction\_idle()

Prototype: void get\_instruction\_idle().

Arguments: None.

Returns: ci\_data\_t.

**Description:** Retrieves the pre-instruction idle value.

#### get\_instruction\_n()

Prototype: void get\_instruction\_n().

**Description:** Retrieves the instruction extended opcode value n.

#### get\_instruction\_readra()

Prototype: logic get\_instruction\_readra().

Arguments: None.

Returns: logic.

**Description:** Retrieves the instruction register file read a value.

### get\_instruction\_readrb()

Prototype: logic get\_instruction\_readrb().

Arguments: None. Returns: logic.

**Description:** Retrieves the instruction register file read b value.

### get\_instruction\_writerc()

Prototype: logic get\_instruction\_writerc().

Arguments: None. Returns: logic.

**Description:** Retrieves the instruction register file write c value.

#### get\_version()

Prototype: string get\_version().

Arguments: None.

Returns: String.

**Description:** Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

#### insert\_result()

Prototype: void insert\_result().

Arguments: ci\_data\_t value.

ci\_data\_t delay.
int err\_inj.

Returns: void.

**Description:** A simplified API to set results.

### retrieve\_instruction()

Prototype: void retrieve\_instruction.
Arguments: output ci\_data\_t dataa.

output ci\_data\_t datab.

output ci\_n\_t n.
output ci\_addr\_t a.
output ci\_addr\_t b.
output ci\_addr\_t c.
output logic readra.
output logic readrb.
output logic writerc.

output ci\_data\_t idle.

Returns: void.

**Description:** A simplified API to retrieve instruction.

### set\_clock\_enable\_timeout()

Prototype: void set\_clock\_enable\_timeout().

**Arguments:** int timeout.

Returns: void.

**Description:** Sets the timeout value for the clock enable. Set the value to 0 to disable timeout.

### set\_instruction\_a()

Prototype: void set\_instruction\_a().

Arguments: ci\_addr\_t address.

Returns: void.

**Description:** Sets the instruction register file address a value.

#### set\_instruction\_b()

Prototype: void set\_instruction\_b().

Arguments: ci\_addr\_t address.

Returns: void.

**Description:** Sets the instruction register file address b value.

#### set\_instruction\_c()

Prototype: void set\_instruction\_c().

Arguments: ci\_addr\_t address.

Returns: void.

**Description:** Sets the instruction register file address c value.

### set\_instruction\_timeout()

Prototype: void set\_instruction\_timeout().

**Arguments:** int timeout.

Returns: void.

**Description:** Sets the timeout value for an instruction. Set the value to 0 to disable timeouts.

### set\_result\_delay()

Prototype: void set\_result\_delay().

Arguments: ci\_data\_t delay.

Returns: void.

**Description:** Sets the instruction result delay.

### set\_result\_err\_inject()

Prototype: void set\_result\_err\_inject().

**Arguments:** int err\_inj.

Returns: void.

**Description:** Sets the instruction result to execute in pre-defined error.

#### set\_result\_value()

Prototype: void set\_result\_value().

Arguments: ci\_data\_t value.

Returns: void.

**Description:** Sets the instruction result.

#### signal\_fatal\_error

**Prototype:** signal\_fatal\_error.

Arguments: None.

Returns: void.

**Description:** Notifies the testbench that a fatal error has occured in this module.

#### signal\_instructions\_inconsistent

**Prototype:** signal\_instructions\_inconsistent.

Arguments: None. Returns: void.

**Description:** Signals that an instruction has changed while the previous instruction has not

completed.

### signal\_known\_instruction\_received

**Prototype:** signal\_known\_instruction\_received.

Arguments: None. Returns: void.

**Description:** Signals that a change has occured on the instruction interface and there is no unknown

value.

### signal\_result\_done

**Prototype:** signal\_result\_done.

Arguments: None. Returns: void.

**Description:** Signals that a result has been received by the master.

### signal\_result\_driven

**Prototype:** signal\_result\_driven.

**Arguments:** None. **Returns:** void.

**Description:** Signals that a result has been driven from the slave interface.

# signal\_unknown\_instruction\_received

**Prototype:** signal\_unknown\_instruction\_received.

Arguments: None. Returns: void.

**Description:** Signals that a change has occured on the instruction interface and there is an unknown

value.

# **Section VII. Tutorials**



This section describes the Avalon Verification IP tutorials for SOPC Builder and Qsys. This section includes the following chapters:

- Chapter 1, SOPC Builder Tutorial
- Chapter 2, Qsys Tutorial

VII-2 Section VII: Tutorials

#### 1. SOPC Builder Tutorial



This chapter demonstrates how to use the Avalon-MM Master and Slave BFMs to verify Avalon-MM master and slave components in an SOPC Builder design. In the first example, the DUT is an on-chip RAM that includes an Avalon-MM slave port. Its behavior is verified using the Avalon-MM Master BFM component. The second example verifies an Avalon-MM master DUT using the Avalon-MM Slave BFM component.

# **Software Requirements**


The following software and file are required to run the test:

- Quartus II software, version 12.0 or later.
- ModelSim-AE software that you installed with the Quartus II software.
- The ug\_avalon\_verification.zip file. This design example file is available for download at www.altera.com/literature/ug/ug\_avalon\_verification.zip.

### **Verifying Avalon-MM Slave DUT**

Figure 1–1 illustrates the top-level testbench to verify an Avalon-MM slave component. An on-chip RAM component is connected to the Avalon-MM Master BFM in SOPC Builder. The test program initializes the Avalon-MM Master BFM. After the initialization and system reset complete, the test program instructs the master BFM to write random data to the slave DUT. The write data is also saved into a local array for future reference. The Avalon-MM Master BFM reads back the data written, compares it to the data stored in the local array, and reports mismatches. The test passes if all the read data is correct.

Figure 1-1. Top-Level Testbench for an Avalon-MM Slave Component



Example 1–1 shows an excerpt from the test program that demonstrates the use of the Avalon-MM Master API. Example 1–1 shows the following two tasks:

- master\_set\_and\_push\_commands—Sets the fields of the command descriptor and inserts it on to the command queue.
- master\_pop\_and\_get\_response—Pops or removes the response received by the Avalon-MM Master BFM.

As these tasks illustrate, use the set\_command\_<field> methods to define the command and the push\_command method to add the command to the queue. Use the pop\_response method to get a response and the get\_response\_<field> to retrieve the fields of the response.

#### Example 1-1. Verilog Tasks Illustrating the Avalon-MM Master BFM API

```
//this task sets the command descriptor for master BFM and push it to the queue
task master_set_and_push_command;
begin
   `MSTR_BFM.set_command_request(request);
   `MSTR_BFM.set_command_address(addr);
   `MSTR_BFM.set_command_byte_enable(byte_enable, `INDEX_ZERO);
    `MSTR_BFM.set_command_idle(idle, `INDEX_ZERO);
   `MSTR_BFM.set_command_init_latency(init_latency);
   if (request == REQ_WRITE)
   begin
       `MSTR_BFM.set_command_data(data, `INDEX_ZERO);
   end
   `MSTR_BFM.push_command();
  end
  endtask
//this task pops the response received by master BFM from queue
  task master_pop_and_get_response;
begin
`MSTR_BFM.pop_response();
   request = Request_t' (`MSTR_BFM.get_response_request());
   addr = `MSTR_BFM.get_response_address();
   data = `MSTR_BFM.get_response_data(`INDEX_ZERO);
  end
  endtask
```



For more information about the methods that the Avalon-MM Master BFM uses, refer to the "Application Program Interface" on page 1–9 in the *Avalon Memory-Mapped Master BFM*.



Although this testbench is written in Verilog HDL, the Avalon Verification IP Suite supports VHDL by providing wrappers for the Avalon-MM Master and Slave BFMs. You can include the BFMs with wrappers in simulators that support mixed language simulation. For more information, refer to Chapter 2, Avalon-MM Master BFM with Avalon-ST API Wrapper and Chapter 4, Avalon-MM Slave BFM with Avalon-ST API Wrapper.

#### **Setting up the Test**

This section describes the steps to build a test system in the SOPC Builder to verify the on-chip RAM using the Avalon-MM Master BFM.

#### **Creating an SOPC Builder Testbench for the DUT**

Before you run the design file, unzip the **ug\_avalon\_verification.zip** file to a working directory on your hard drive. This location is referred to as <working\_directory>.

Follow these steps to create an SOPC Builder testbench:

- 1. On the Windows Start menu, point to **All Programs**, then **Altera**, and click **Quartus II**><*version number*> to run the Quartus II software.
- 2. Open the **master\_bfm\_project.qpf** file located in <working\_directory>\ug\_avalon\_verification\sopc\_builder\tutorial\_master\_bfm.
- 3. On the Tools menu, click **SOPC Builder** to launch the SOPC Builder tool.
- 4. Type "Avalon MM Master BFM" in the search box located in the **Component Library** panel. From the search results, double-click on the **Avalon MM Master BFM** component.
- 5. In the parameter editor, change the parameter values to match the values listed in Table 1–1.

Table 1–1. Master BFM Parameter Values (Part 1 of 2)

Parameter	Value			
Port Widths				
Address width	16			
Symbol width	8			
Read Response width	8			
Write Response width	8			
Para	meters			
Number of symbols	4			
Burstcount width	3			
Port E	nables			
Use the read signal	On			
Use the write signal	On			
Use the address signal	On			
Use the byteenable signal	On			
Use the burstcount signal	Off			
Use the readdata signal	On			
Use the readdatavalid signal	On			
Use the writedata signal	On			
Use the begintransfer signal	Off			
Use the beginbursttransfer signal	Off			
Use the arbiterlock signal	Off			

Table 1–1. Master BFM Parameter Values (Part 2 of 2)

Parameter	, Value			
Use the lock signal	Off			
Use the debugaccess signal	Off			
Use the waitrequest signal	On			
Use the ciken signals	Off			
Port Polarity				
Assert reset high	On			
Assert waitrequest high	On			
Assert read high	On			
Assert write high	On			
Assert byteenable high	On			
Assert readdatavalid high	On			
Assert arbiterlock high	Off			
Assert lock high	Off			
Burst Attrib	outes			
Constant burst behavior Off				
Linewrap burst	Off			
Burst on burst boundaries only	Off			
Miscellane	eous			
Maximum pending reads	1			
Fixed read latency (cycles)	0			
Timing				
Fixed read wait time (cycles)	0			
Fixed write wait time (cycles)	0			
Registered waitrequest	Off			
Registered Incoming Signals	Off			
Interface Address Type				
Set master interface address type to symbols or words	SYMBOLS			

#### 6. Click Finish.

- 7. Right-click on the component and select **Rename**. Rename the component name to master\_bfm.
- 8. In the search box located in the Component Library panel, type onchip memory. From the search results, double-click the **On-Chip Memory (RAM or ROM)** component.
- 9. Retain the default settings for the on-chip RAM, and click **Finish**.
- 10. Right-click on the RAM and click **Rename**. Rename the component name to ram.

#### **Connecting and Generating the SOPC Builder System**


To connect and generate the SOPC Builder system, follow these steps:

- 1. Connect the master\_bfm m0 Avalon-MM master port to the onchip\_mem s1 Avalon-MM slave port using the following procedure:
  - a. Click on the m0 port then hover in the Connections column to display possible connections.
  - b. Click on the open dot at the intersection of the onchip\_mem s1 port and the master\_bfm m0 to create a connection.
- 2. Click Generate. Save the system if you are prompted to do so.

#### **Running the Simulation**

In this section you run a simulation in the ModelSim-Altera software for the testbench that you created. To complete this simulation you use the test program provided in the design files to provide simulation stimulus.

- 1. Start the ModelSim-Altera software.
- 2. On the File menu click **Change Directory**.
- 3. Navigate to <working\_directory>\ug\_avalon\_verification\sopc\_builder\tutorial\_master\_bfm
  and click **OK**.
- 4. On the Compile menu, click **Compile Options**.
- 5. Click the **Verilog & SystemVerilog** tab.
- 6. In the Language Syntax box, select Use System Verilog and click OK.
- 7. On the File menu, click **Load**.
  - Ensure you activate your cursor on the ModelSim-Altera Transcript window, otherwise the **Load** function is disabled.
- 8. Select **script.do**, and click **Open**. The script creates a new working library, compiles all source files, runs simulation, and loads signals into the ModelSim waveform viewer.



### **Observing the Results**


In this test, the Avalon-MM Master BFM writes five words of random data to the on-chip memory (DUT). The Avalon-MM Master BFM then reads back the five words and compares the data read to the expected values. If simulation is successful, the message shown in Example 1–2 appears.

# Example 1–2. Message in ModelSim Transcript Console when Running Simulation for Avalon-MM Slave DUT

960000: INFO: master\_bfm\_tb: Test has completed. 5 pass, 0 fail

Figure 1–2 shows the waveform when the Avalon-MM Master BFM writes and reads to the slave DUT.


Figure 1-2. Master BFM writing to and reading from the Slave DUT



### **Verifying Avalon-MM Master DUT**

Figure 1–3 illustrates the top-level testbench to verify an Avalon-MM master component using an Avalon-MM Slave BFM. The Avalon-MM master DUT is a simple write-read master that writes data to a slave component and reads back the data written.

Figure 1–3. Top-Level Testbench for Avalon-MM Master Component



The amount of data written is specified by the master's BLOCKSIZE parameter. The default value for this parameter is 4. When all data is written, the master DUT reads the data back from the slave BFM and checks it against the expected data. If a mismatch occurs, the master DUT asserts its exported error signal.

The Avalon-MM Slave BFM component responds to the master's commands when the signal\_command\_received event is triggered. The test program takes the master command from the slave BFM component's client command queue. If the command is a write, the write data is saved to a local array. For read commands, data is read out of the local array. The test program then constructs a response descriptor with the read data. The slave BFM drives the response to the master DUT. The test ends after the master DUT has received all responses from the slave BFM. The test passes if the master DUT does not assert its error signal.



For more information on the methods used by the Avalon-MM Slave BFM to construct commands, refer to the "Application Program Interface" on page 3–10 of the *Avalon Memory-Mapped Slave BFM*.

### **Setting Up the Test**

This section describes the steps to build a test system in the SOPC Builder to verify the Avalon-MM master using the Avalon-MM Slave BFM.

#### **Creating an SOPC Builder Testbench for the DUT**

Before you run the design file, unzip the **ug\_avalon\_verification.zip** file to a working directory on your hard drive. This location is referred to as <working\_directory>.

Follow these steps to create an SOPC Builder testbench:

- 1. Open the **slave\_bfm\_project.qpf** file located in <*working\_directory*>\**ug\_avalon\_verification**\**sopc\_builder**\**tutorial\_slave\_bfm**.
- 2. On the Tools menu, click **SOPC Builder**.
- 3. To create the design, in the **System Contents** tab, expand **BFM Tutorial** and click **Write-Read Master** and then click **Add**.
- 4. Retain the default values given in the configuration wizard and click **Finish** to add this component to your system.
- 5. Right-click on the component and click **Rename**. Rename the component name to master.
- 6. In the search box located in the Component Library panel, type Avalon mm slave bfm. From the search results, double-click the **Altera Avalon-MM Slave BFM** component.
- 7. In the parameter editor, change the parameter values to match the values listed in Table 1–2.

Table 1–2. Avalon-MM Slave BFM Parameter Values (Part 1 of 2)

Parameter	Value		
Port Widths			
Address width	16		
Symbol width	8		
Read Response width	8		
Write Response width	8		
Parameto	ers		
Number of symbols	4		
Burstcount width	3		
Port Enab	les		
Use the read signal	On		
Use the write signal	On		
Use the address signal	On		
Use the bytenable signal	On		
Use the burstcount signal	Off		
Use the readdata signal	On		
Use the readdatavalid signal	On		
Use the writedata signal	On		
Use the begintransfer signal	Off		
Use the beginbursttransfer signal	Off		
Use the arbiterlock signal	Off		
Use the lock signal	Off		
Use the debugaccess signal	Off		
Use the waitrequest signal	On		

Table 1–2. Avalon-MM Slave BFM Parameter Values (Part 2 of 2)

Table 1 2. Avaion min oldre bi in i diameter values (i dit 2 of 2)			
Parameter	Value		
Use the clken signals	Off		
Port Polarity			
Assert reset high	On		
Assert waitrequest high	On		
Assert read high	On		
Assert write high	On		
Assert byteenable high	On		
Assert readdatavalid high	On		
Assert arbiterlock high	Off		
Assert lock high	Off		
Burst Attribute	S		
Linewrap burst	Off		
Burst on burst boundaries only	Off		
Miscellaneous			
Maximum pending reads	2		
Timing			
Fixed read latency (cycles)	0		
Fixed read wait time (cycles)	1		
Fixed write wait time (cycles)	0		
Registered waitrequest	Off		
Registered Incoming Signals	Off		
Interface Address Type			
Set slave interface address type to symbols or words	WORDS		

- 8. Click Finish.
- 9. Right-click on the component and select **Rename**. Rename the component name to slave\_bfm.

#### **Connecting and Generating the SOPC Builder System**

To connect and generate the SOPC Builder system, follow these steps:

- 1. Connect the master m0 port to the slave\_bfm s0 Avalon slave port using the following procedure:
  - a. Click on the master  ${\tt m0}$  port then hover in the **Connections** column to display possible connections.
  - b. Click on the open dot at the intersection of the slave\_bfm s0 port and the  ${\tt m0}$  port to create a connection.
- 2. Click **Generate**. Save the system if you are prompted to do so.

#### **Running the Simulation**

Follow these steps, to run the simulation:

- 1. Start the ModelSim-Altera software.
- 2. On the File menu, click **Change Directory**.
- 3. Navigate to <working\_directory>\ug\_avalon\_verification\sopc\_builder\tutorial\_slave\_bfm
  and click **OK**.
- 4. On the Compile menu, click **Compile Options**.
- 5. Click the **Select Verilog & SystemVerilog** tab.
- 6. In the Language Syntax box, select Use SystemVerilog and click OK.
- 7. On the File menu, click **Load** to open the ModelSim script file, **script.do**.

  The script file creates a new working library, compiles all source files, runs simulation, and loads signals into the ModelSim wave viewer.



If you are running ModelSim-SE you must use the -novopt option to prevent ModelSim from optimizing the design, making the signals specified in for the wave viewer unavailable.

#### **Observing the Results**


In this example, the master DUT writes four data words to the Avalon-MM Slave BFM component and reads them back. The test program displays the simulation results in the ModelSim transcript console every time the Avalon-MM Slave BFM component receives master command. Example 1–3 shows a partial transcript from a successful run.

Example 1–3. Simulation Results in the ModelSim Transcript Console when Running Simulation for Avalon-MM Master DUT

```
# 251000: INFO: slave_bfm_tb: Master Write request to address 0000 with data 00000000
# 291000: INFO: slave_bfm_tb: Master Write request to address 0001 with data 00000002
# 331000: INFO: slave_bfm_tb: Master Write request to address 0002 with data 00000006
# 371000: INFO: slave_bfm_tb: Master Write request to address 0003 with data 00000000e
# 411000: INFO: slave_bfm_tb: Master Read request from address 0000
# 451000: INFO: slave_bfm_tb: Master Read request from address 0001
# 491000: INFO: slave_bfm_tb: Master Read request from address 0002
# 531000: INFO: slave_bfm_tb: Master Read request from address 0003
```

Figure 1–4 shows the waveforms for the Avalon-MM master DUT write and reads to the Avalon-MM Slave BFM component.

Figure 1-4. Avalon-MM Master Writes and Reads to Avalon-MM Slave BFM





This chapter demonstrates how to use the Avalon-ST Source and Sink BFMs to verify the functionality of an Avalon-ST component using a Qsys-generated testbench. In this example, the Avalon-ST Single-Clock FIFO buffer is the DUT. The testbench includes both the Avalon-ST Source and Sink BFMs to verify the DUT behavior.

## **Software Requirements**


The following software and file are required to run the test:

- Quartus II software, version 12.0 or later.
- ModelSim-AE software that you installed with the Quartus II software.
- The ug\_avalon\_verification.zip file. This design example file is available for download at www.altera.com/literature/ug/ug\_avalon\_verification.zip.

### **Verifying Avalon-ST DUT**

Figure 2–1 shows the test setup to verify the Avalon-ST Single-Clock FIFO buffer using the Avalon-ST Source and Sink BFMs. The Avalon Clock Source and Reset Source BFMs provide clock and reset functions to the DUT. The Avalon-ST Source BFM connects to the DUT and drives transactions. The Avalon-ST Sink BFM monitors transactions from the Avalon-ST Single-Clock FIFO buffer. The test program controls the BFMs using the BFM API to drive and monitor transactions.

Figure 2-1. Top-Level Testbench for Avalon-ST DUT Component



The test flow includes the following steps:

- 1. The test program initializes the BFMs.
- 2. The test program runs the following three parallel processes:
  - a. Creates and sends four test transactions to the source BFM. The transactions consists of six Avalon-ST signals—data, channel, error, empty, startofpacket, endofpacket, and a BFM-related parameter, idle. The Avalon-ST Source BFM drives the transactions to the Avalon-ST Single-Clock FIFO buffer. In addition, the Avalon-ST Source BFM keeps a local copy of the transactions for future reference, and prints the transaction values in the ModelSim transcript console.
  - b. Controls the Avalon-ST Sink BFM. When the Avalon-ST Sink BFM receives a transaction, the Avalon-ST Sink BFM reads the transaction values, prints the transaction values on the ModelSim transcript console, and compares the values it receives to the values from the Avalon-ST Source BFM. The Avalon-ST Sink BFM reports any mismatch in values as failures. During this process, the Avalon-ST Sink BFM backpressures the Avalon-ST Single-Clock FIFO buffer.
  - c. Measures the response latency when the Avalon-ST Single-Clock FIFO buffer backpressures the Avalon-ST Source BFM. The Avalon-ST Source BFM prints the transaction values on the ModelSim transcript console.
- 3. The parallel processes terminate when the Avalon-ST Source and Sink BFM transaction queues are empty and all four transactions are complete.
- 4. The test program prints a pass or fail message in the ModelSim transcript console. The test passes if all of the transactions that the Avalon-ST Source BFM sends to the Avalon-ST Single-Clock FIFO buffer match the transactions that the Avalon-ST Sink BFM receives from the Avalon-ST Single-Clock FIFO buffer.

### **Setting up the Test**

In this section you generate a testbench system in Qsys for the DUT.

#### **Creating a Qsys System for the DUT**

Before you run the design file, unzip the **ug\_avalon\_verification.zip** file to a working directory on your hard drive. This location is referred to as <working\_directory>.

- 1. On the Windows Start menu, point to **All Programs**, then **Altera**, and click **Quartus II**><*version number*> to run the Quartus II software.
- 2. On the File menu, click **Open**. Select **st\_bfm\_project.qpf** located in <*working\_directory*>\**ug\_avalon\_verification**\**qsys**.
- 3. On the Tools menu, click **Qsys**.
- 4. When prompted to open a file, select **st\_bfm\_qsys\_tutorial.qsys**, and click **Open** to open the blank Qsys system provided.
- 5. Type fifo in the search box located in the **Component Library** panel. From the search results, double-click on the **Avalon-ST Single Clock FIFO** component.

6. In the parameter editor, change the parameter values to match the values listed in Table 2–1.

Table 2-1. Avalon-ST Single Clock FIFO Parameter Values

Parameters	Value
Symbols per beat	4
Bits per symbol	8
FIFO depth	2
Channel width	3
Error width	3
Use packets	On
Use fill level	Off
Use store and forward	Off
Use almost full status	Off
Use almost empty status	Off

- 7. Click Finish.
- 8. Right-click on the sc\_fifo\_0 component and select **Rename**. Rename the component to dut.
- 9. On the **System Contents** tab, in the **Export** column, rename the exported interface names to match the names listed in Table 2–2.

Table 2–2. Avalon-ST Single Clock FIFO Exported Interface Names

Interface Name	Description	Export Name
cik	Clock Input	cik
clk_reset	Reset Input	reset
in	Avalon Streaming Sink	st_in
out	Avalon Streaming Source	st_out

#### **Generating a Qsys Testbench System**

Follow these steps to generate a testbench system for the DUT:

1. On the **Generation** tab, change the parameter values to match the values listed in Table 2–3.

Table 2-3. Generation Tab Parameter Values

Parameters	Value		
	Simulation		
Create simulation model	None		
Create testbench Qsys system	Standard, BFMs for standard Avalon Interfaces		
Create testbench simulation model	Verilog		
	Synthesis		
Create HDL design files for synthesis	Turned off		
Create block symbol file (.bsf)	Turned off		

Table 2–3. Generation Tab Parameter Values

Parameters	Value	
Output Directory		
Path		


- 2. Click **Generate**. Save the system if you are prompted to do so. Do not close the Qsys window after successful generation.
- 3. To view information about the generated testbench file, open st\_bfm\_qsys\_tutorial\_tb.html located in the following directory: <working\_directory>\ug\_avalon\_verification\qsys\st\_bfm\_qsys\_tutorial\testbench.
- 4. In the **st\_bfm\_qsys\_tutorial\_tb.html** file, verify that the names of the generated BFMs match the instance names in Table 2–4.

Table 2-4. Generated BFM Instance Names

BFM Type	Instance Name
altera_avalon_clock_source	st_bfm_qsys_tutorial_inst_clk_bfm
altera_avalon_reset_source	st_bfm_qsys_tutorial_inst_reset_bfm
altera_avalon_st_source_bfm	st_bfm_qsys_tutorial_inst_st_in_bfm
altera_avalon_st_sink_bfm	st_bfm_qsys_tutorial_inst_st_out_bfm

5. Use the instance names listed in Table 2–4 to define and access the APIs of the corresponding BFMs in your test program. Figure 2–2 shows a code example that uses instance names to define a particular BFM in the test program.

Figure 2–2. Using Instance Names to Define BFMs



The test program for this tutorial is located in <working\_directory>\ug\_avalon\_verification\qsys\user\_test\_program.

### **Setting up the Simulation Environment**

To set up the simulation environment for your test program, open your ModelSim script file (.tcl or .do) and set the hierarchy variables used in the Qsys-generated simulation script (msim\_setup.tcl). The ModelSim script file (load\_sim.tcl) included with this tutorial has the correct hierarchy variable settings. However, if you would like to know how to set up the correct hierarchical variables used in the Qsys-generated simulation model, refer to Table 2–5 for the coding examples.

Table 2-5. Coding Examples to Set Hierarchy Variables

Hierarchy Variables Coding Example	Description
set TOP_LEVEL_NAME "top"	Sets the name of the top level file that instantiates the Qsys-generated testbench system and the test program.
set QSYS_SIMDIR"/st_bfm_qsys_tutorial/testbench	Sets the Qsys simulation path to the directory that includes the ModelSim script. You must set this path when your ModelSim script file (msim_setup.tcl) and test program are located in different directories.

The hierarchy variables enable the ModelSim script to source the <code>msim\_setup.tcl</code> and use the command aliases defined in the Qsys-generated simulation script to compile the device library files and SystemVerilog design files (<code>test\_program.sv</code> and <code>top.sv</code>) that instantiate the test program and the Qsys-generated testbench simulation model. The ModelSim script (<code>load\_sim.tcl</code>) then uses the command alias to elaborate the top-level simulation design and loads the <code>wave.do</code> file that sets up the waveform view in the ModelSim-Altera software.

### **Running the Simulation**

In this section, you run a simulation in the ModelSim-Altera software on the testbench that you created. To complete this simulation, use the test program provided in the design files to provide the stimulus. By default, <code>msim\_setup.tcl</code> compiles the BFM source files into different libraries. In this tutorial, the BFM source files must be in a single library.

Complete the following steps to compile the source files to a single directory:

- 1. In Qsys, on the Tools menu click Nios II Command Shell.
- In Nios II Command Shell, change the directory to <working\_directory>\ug\_avalon\_verification\qsys
- 3. Type the following command and hit enter:

```
ip-make-simscript --spd=st_bfm_qsys_tutorial_tb.spd --output-
directory=./st_bfm_qsys_tutorial/testbench/ --compile-to-work
```

To run the simulation, follow these steps:

- 1. Start the ModelSim-Altera software.
- 2. On the File menu click Change Directory.

- 3. Navigate to <working\_directory>\ug\_avalon\_verification\qsys\user\_test\_program directory, and click **OK**.
- 4. On the Compile menu, click **Compile Options**.
- 5. Click the **Verilog & System Verilog** tab.
- 6. In the Language Syntax box, select Use SystemVerilog and click OK.
- 7. On the File menu, click **Load**.



Ensure you activate your cursor on the ModelSim-Altera Transcript window, otherwise the **Load** function is disabled.

- 8. Select **load\_sim.tcl**, and click **Open**. The Tcl file creates a new working library, compiles all source files, runs simulation, and loads signals into the ModelSim waveform viewer.
- 9. To run the simulation, type the following command in the ModelSim-Altera transcript console:

run 1200 ns ←



You can run the h command to show the available options for the **msim\_setup.tcl** macro script.

### **Observing the Results**

You can view the simulation results in the following two ways:

- In the ModelSim transcript console
- In the waveforms window

Example 2–1 shows an extract of the simulation results.

#### Example 2-1. Extract of the Simulation Results in the ModelSim Transcript Console

```
# 990000: INFO: top.tb.st_bfm_qsys_tutorial_inst_reset_bfm.reset_deassert: Reset
deasserted
# 990000: INFO: top.pgm.print_transaction: Source BFM: Send transaction 0
# 990000: INFO: top.pgm.print_transaction:
                                             Data: 0
                                             Idles: 0
# 990000: INFO: top.pgm.print_transaction:
# 990000: INFO: top.pgm.print_transaction:
                                             SOP:
                                                    1
# 990000: INFO: top.pgm.print_transaction:
                                             EOP:
# 990000: INFO: top.pgm.print_transaction:
                                             Channel: 0
# 990000: INFO: top.pgm.print_transaction:
                                             Error:
# 990000: INFO: top.pgm.print_transaction:
                                             Empty:
                                                      Λ
# 990000: INFO: top.pgm.print_transaction: Source BFM: Send transaction 1
# 990000: INFO: top.pgm.print_transaction:
                                             Data: 1
                                             Idles: 0
# 990000: INFO: top.pgm.print_transaction:
# 990000: INFO: top.pgm.print_transaction:
                                             SOP:
                                                    0
# 990000: INFO: top.pgm.print_transaction:
                                             EOP:
                                                    Ω
# 990000: INFO: top.pgm.print_transaction:
                                             Channel: 0
# 990000: INFO: top.pgm.print_transaction:
                                             Error:
# 990000: INFO: top.pgm.print_transaction:
                                             Empty:
# 990000: INFO: top.pgm.print_transaction: Source BFM: Send transaction 2
# 990000: INFO: top.pgm.print_transaction: Data: 2
# 990000: INFO: top.pgm.print_transaction:
                                             Idles: 0
# 990000: INFO: top.pgm.print_transaction:
                                             SOP:
# 990000: INFO: top.pgm.print_transaction:
                                             EOP:
# 990000: INFO: top.pgm.print_transaction:
                                             Channel: 0
# 990000: INFO: top.pgm.print_transaction:
                                             Error:
                                                      0
# 990000: INFO: top.pgm.print_transaction:
                                             Empty:
# 990000: INFO: top.pgm.print_transaction: Source BFM: Send transaction 3
# 990000: INFO: top.pgm.print_transaction:
                                             Data: 3
                                             Idles: 0
# 990000: INFO: top.pgm.print_transaction:
# 990000: INFO: top.pgm.print_transaction:
                                             SOP:
                                                    0
# 990000: INFO: top.pgm.print_transaction:
                                             EOP:
# 990000: INFO: top.pgm.print_transaction:
                                             Channel: 0
# 990000: INFO: top.pgm.print_transaction:
                                             Error:
# 990000: INFO: top.pgm.print_transaction:
                                             Empty:
# 1030000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 0
# 1050000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 0
# 1090000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 1
# 1090000: INFO: top.pgm.print_transaction: Sink BFM: Receive transaction 0
# 1090000: INFO: top.pgm.print_transaction: Data: 0
# 1090000: INFO: top.pgm.print_transaction:
                                              Idles: 3
 1090000: INFO: top.pgm.print_transaction:
                                              SOP:
                                                     1
 1090000: INFO: top.pgm.print_transaction:
                                              EOP:
                                                     0
# 1090000: INFO: top.pgm.print_transaction:
                                              Channel: 0
# 1090000: INFO: top.pgm.print_transaction:
                                              Error:
                                                       0
# 1090000: INFO: top.pgm.print_transaction:
                                              Empty:
                                                       0
# 1090000: INFO: top.pgm.compare_transaction: Transaction 0 compare OK
# 1110000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 0
# 1130000: INFO: top.pgm.print_transaction: Sink BFM: Receive transaction 1
# 1130000: INFO: top.pgm.print_transaction:
                                              Data: 1
# 1130000: INFO: top.pgm.print_transaction:
                                              Idles: 0
# 1130000: INFO: top.pgm.print_transaction:
                                              SOP:
                                                     0
```

Chapter 2: Qsys Tutorial
Verifying Avalon-ST DUT

```
# 1130000: INFO: top.pgm.print_transaction:
                                            EOP:
# 1130000: INFO: top.pgm.print_transaction:
                                            Channel: 0
# 1130000: INFO: top.pgm.print_transaction: Error:
# 1130000: INFO: top.pgm.print_transaction: Empty:
                                                     0
# 1130000: INFO: top.pgm.compare_transaction: Transaction 1 compare OK
# 1150000: INFO: top.pgm.print_transaction: Sink BFM: Receive transaction 2
# 1150000: INFO: top.pgm.print_transaction: Data: 2
# 1150000: INFO: top.pgm.print_transaction:
                                            Idles: 0
# 1150000: INFO: top.pgm.print_transaction:
                                            SOP:
                                                   0
# 1150000: INFO: top.pgm.print_transaction: EOP:
                                                   Ω
# 1150000: INFO: top.pgm.print_transaction: Channel: 0
# 1150000: INFO: top.pgm.print_transaction: Error:
# 1150000: INFO: top.pgm.print_transaction: Empty:
                                                     0
# 1150000: INFO: top.pgm.compare_transaction: Transaction 2 compare OK
# 1190000: INFO: top.pgm.print_transaction: Sink BFM: Receive transaction 3
# 1190000: INFO: top.pgm.print_transaction: Data: 3
# 1190000: INFO: top.pgm.print_transaction:
                                            Idles: 0
# 1190000: INFO: top.pgm.print_transaction:
                                            SOP:
                                                   0
# 1190000: INFO: top.pgm.print_transaction:
                                            EOP:
                                                   1
# 1190000: INFO: top.pgm.print_transaction:
                                            Channel: 0
# 1190000: INFO: top.pgm.print_transaction: Error:
# 1190000: INFO: top.pgm.print_transaction: Empty:
                                                     0
# 1190000: INFO: top.pgm.compare_transaction: Transaction 3 compare OK
# 1190000: INFO: top.pgm: Test Passed
```

As Example 2–1 illustrates, when the Avalon-ST source BFM drives a transaction, it also prints the transaction to the ModelSim transcript window, creating a record of the test. The Avalon-ST Sink BFM also prints the transactions it receives on the transcript window. The Avalon-ST Sink BFM compares the transaction it receives with the one sent by the Avalon-ST Source BFM, and the results of the comparison are printed on the transcript window.

In Example 2–1 the idles values for the source and sink are different. The Avalon-ST Source BFM sets the number of idle cycles to zero using the set\_transaction\_idles function. The Avalon-ST Sink BFM waits for three cycles before receiving the first transaction because it takes three cycles for the transaction to propagate from the input port to the output port of the Avalon-ST Single-Clock FIFO buffer. The difference in values for the idle field is not an error because the Avalon-ST interface protocol allows source and sink components to have different latencies.

Example 2–2 shows the ModelSim transcript for the source response latency, which is the number of clock cycles the Avalon-ST Single-Clock FIFO buffer takes when the Avalon-ST Single-Clock FIFO buffer backpressures the Avalon-ST Source BFM. The third response shows a non-zero response latency. During the third transaction, the Avalon-ST Single-Clock FIFO buffer is full so it is not able to receive the transaction. As a result, the Avalon-ST Single-Clock FIFO buffer backpressures the Avalon-ST Source BFM.

#### Example 2–2. Response Latency

2-8


```
# 1030000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 0
# 1050000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 0
# 1090000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 1
# 1110000: INFO: top.pgm.test_threads.source_response_thread: Source response latency 0
```

June 2012

Altera Corporation

Figure 2–3 shows the simulation waveforms in the ModelSim-Altera software wave window.

Figure 2–3. Using Instance Names to Define BFMs



**2–10 Chapter 2: Qsys Tutorial**Verifying Avalon-ST DUT



This chapter provides additional information about the document and Altera.

## **Document Revision History**

The following table shows the revision history for this document.

Date	Version	Changes	
June 2012	3.1	<ul><li>Updated SOPC Tutorial chapter.</li></ul>	
Julie 2012	3.1	■ Updated Qsys Tutorial chapter.	
		Added External Memory BFM chapter.	
		<ul><li>Updated Avalon-MM Master and Slave BFMs chapters.</li></ul>	
May 2011	3.0	■ Updated Avalon-MM Monitor chapter.	
		<ul><li>Updated SOPC Tutorial chapter.</li></ul>	
		Added Qsys Tutorial chapter.	
		<ul> <li>Added Clock Source BFM and Reset Source BFM chapters.</li> </ul>	
		<ul> <li>Added Interrupt Source BFM and Interrupt Sink BFM chapters.</li> </ul>	
		<ul> <li>Added Conduit BFM and Tri-State Conduit BFM chapters.</li> </ul>	
January 2011	2.0	<ul> <li>Added Custom Instructions Master and Custom Instructions Slave BFMs chapters.</li> </ul>	
January 2011	2.0	<ul><li>Updated Avalon-MM Master and Slave BFMs chapters.</li></ul>	
		<ul><li>Updated Avalon-ST Source and Sink BFMs chapters.</li></ul>	
		■ Updated Avalon-MM and Avalon-ST Monitor chapters.	
		<ul><li>Updated Avalon-MM and Avalon-ST Tutorial chapters.</li></ul>	
August 2010	1.2	Updated Avalon Verification IP Suite Design Files for the Quartus II 10.0 release.	
December 2009	1.1	Added Avalon-ST Tutorial chapter.	
November 2009	1.0	Initial release covering 9.1 Avalon Verification IP Suite User Guide.	

### **How to Contact Altera**

To locate the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
recinical training	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Non-technical support (General)	Email	nacomp@altera.com

Contact (1)	Contact Method	Address
(Software Licensing)	Email	authorization@altera.com

#### Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

# **Typographic Conventions**

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning		
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, <b>Save As</b> dialog box. For GUI elements, capitalization matches the GUI.		
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \qdesigns directory, D: drive, and chiptrip.gdf file.		
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.		
	Indicates variables. For example, $n + 1$ .		
italic type	Variable names are enclosed in angle brackets (< >). For example, <file name=""> and <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre></file>		
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.		
"Subheading Title"	Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, "Typographic Conventions."		
	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.		
Courier type	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.		
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).		
4	An angled arrow instructs you to press the Enter key.		
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.		
	Bullets indicate a list of items when the sequence of the items is not important.		
	The hand points to information that requires special attention.		
?	A question mark directs you to a software help system with related information.		
10	The feet direct you to another document or website with related information.		
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.		
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.		
<b></b>	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.		