

# STP60NH2LL

## N-channel 24V - 0.010Ω - 40A TO-220 STripFET™ Power MOSFET

## **General features**

Туре	V <sub>DSS</sub> (@Tjmax)	R <sub>DS(on)</sub>	I <sub>D</sub>
STP60NH2LL	24V	<0.011Ω	40A <sup>(1)</sup>


- 1. Value limited by wire bonding
- R<sub>DS(ON)</sub> \* Qg industry's benchmark
- Conduction losses reduced
- Switching losses reduced
- Low threshold device

### Description


The STP60NH2LL utilizes the latest advanced design rules of ST's proprietary STripFET<sup>™</sup> technology. This is suitable for the most demanding DC-DC converter application where high efficiency is to be achieved.

### **Applications**

Switching application



## Internal schematic diagram



### **Order codes**

Part number	Marking	Package	Packaging
STP60NH2LL	P60NH2LL	TO-220	Tube

January 2	2007
-----------	------

## Contents

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	6
3	Test circuit	8
4	Appendix A	9
5	Package mechanical data	11
6	Revision history	13



# 1 Electrical ratings

Table 1.	Absolute	maximum	ratings
	Absolute	maximum	raungs

Symbol	Parameter	Value	Unit	
V <sub>spike</sub> <sup>(1)</sup>	Drain-source Voltage Rating	30	V	
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	24	V	
V <sub>GS</sub>	Gate-source voltage	±18	V	
۱ <sub>D</sub>	Drain current (continuous) at $T_C = 25^{\circ}C$	40	А	
۱ <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100°C	28	Α	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	160	А	
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25^{\circ}C$ 60		W	
	Derating factor	0.4	W/°C	
E <sub>AS</sub> <sup>(3)</sup>	Single pulse avalanche energy 600		mJ	
T <sub>stg</sub>	Storage temperature	-55 to 175	ംറ	
Тj	Max. operating junction temperature	-55 10 175		

1. Guaranteed when external Rg=4.7  $\Omega$  and  $t_{f}$  <  $t_{fmax}$ 

2. Pulse width limited by safe operating area

3. Starting  $T_j = 25 \text{ °C}$ ,  $I_D = 20A$ ,  $V_{DD} = 15V$ 

R <sub>thj-case</sub>	Thermal resistance junction-case Max	2.5	°C/W
R <sub>thj-a</sub>	Thermal resistance junction-ambient Max	100	°C/W
TI	Maximum lead temperature for soldering purpose	275	°C

# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 25 mA, V <sub>GS</sub> = 0	24			V
I <sub>DSS</sub>	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = Max rating,$ $V_{DS} = Max rating$ $T_{C}=125^{\circ}C$			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 16V$			± 100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1			۷
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS}$ = 10V, I <sub>D</sub> = 20A V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 20A		0.010 0.012	0.011 0.0135	Ω

### Table 3. On/off states

### Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10A		18		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25V, f=1 MHz, V <sub>GS</sub> =0		990 385 40		pF pF pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time rise time Turn-off delay time fall time	$V_{DD} = 10 \text{ V}, \text{ I}_{D} = 20 \text{ A}$ $R_{G} = 4.7 \Omega, V_{GS} = 4.5 \text{ V}$ (see Figure 13)		5 56 13 10		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$0.44 \le V_{DD} = 10V, I_D = 40A$ $V_{GS} = 4.5V$		8.7 4.2 2.4	27	nC nC nC
Q <sub>oss</sub> <sup>(2)</sup>	Output charge	V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V		7.6		nC
Rg	Gate input resistance	f=1MHz Gate DC Bias=0 test signal level=20mV open drain		1.3		Ω

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2. Qoss = Coss<sup>\*</sup> $\Delta$  Vin , Coss = Cgd + Cds . See *Chapter 4: Appendix A* 



Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				40	Α
I <sub>SDM</sub>	Source-drain current (pulsed)				160	А
$V_{SD}^{(1)}$	Forward on voltage	I <sub>SD</sub> =20A, V <sub>GS</sub> =0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =40A, di/dt = 100A/μs, V <sub>DD</sub> =15V, Tj=150°C (see Figure 15)		32.5 28 1.7		ns μC Α


Table 5.Source drain diode


1. Pulsed: pulse duration=300µs, duty cycle 1.5%




#### **Electrical characteristics (curves)** 2.1


#### Figure 1. Safe operating area













4

6



SINGLE PULSE

Figure 2.



GC99920

V<sub>DS</sub>=25V

8

 $V_{GS}(V)$ 

57

**Thermal impedance** 

Figure 4. **Transfer characteristics** 

lo(A)

120


90

60

30

0

2



### Figure 7. Gate charge vs. gate-source voltage Figure 8. Capacitance variations

Figure 9. Normalized gate threshold voltage vs. temperature





Figure 11. Source-drain diode forward characteristics







Figure 12. Normalized Breakdown Voltage vs. Temperature



57

#### 3 **Test circuit**

Figure 13. Switching times test circuit for resistive load





Figure 15. Test circuit for inductive load switching and diode recovery times









Figure 14. Gate charge test circuit








Figure 18. Switching time waveform



8/14

## 4 Appendix A





The power losses associated with the FETs in a synchronous buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

- The low side (SW2) device requires:
- Very low R<sub>DS(on)</sub> to reduce conduction losses
- Small Qgls to reduce the gate charge losses
- Small Coss to reduce losses due to output capacitance
- Small Qrr to reduce losses on SW1 during its turn-on
- The Cgd/Cgs ratio lower than Vth/Vgg ratio especially with low drain to source
- voltage to avoid the cross conduction phenomenon;
- The high side (SW1) device requires:
- Small Rg and Ls to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Qg to have a faster commutation and to reduce gate charge losses
- Low R<sub>DS(on)</sub> to reduce the conduction losses.



Hig		High side switching (SW1)	Low side switch (SW2)
Pconduction		$R_{DS(on)SW1} * I_L^2 * \delta$	$R_{DS(on)SW2} * I_L^2 * (1 - \delta)$
Pswit	ching	$\mathbf{V}_{\text{in}} * (\mathbf{Q}_{\text{gsth}(\text{SW1})} + \mathbf{Q}_{\text{gd}(\text{SW1})}) * \mathbf{f} * \frac{I_L}{I_g}$	Zero Voltage Switching
Pdiode	Recovery (1)	Not applicable	$V_{in} * Q_{rr(SW2)} * f$
Fulde	Conductio n	Not applicable	$V_{f(SW2)} * I_L * t_{deadtime} * f$
Pgate(Q <sub>G</sub> )		$Q_{g(SW1)} * V_{gg} * f$	$Q_{gls(SW2)} * V_{gg} * f$
P <sub>Qoss</sub>		$\frac{V_{in} * Q_{oss(SW1)} * f}{2}$	$\frac{V_{in} * Q_{oss(SW2)} * f}{2}$

 Table 6.
 Power losses calculation

1. Dissipated by SW1 during turn-on

Parameter	Meaning			
d	Duty-cycle			
Q <sub>gsth</sub>	Post threshold gate charge			
Q <sub>gls</sub>	Third quadrant gate charge			
Pconduction	On state losses			
Pswitching	On-off transition losses			
Pdiode	Conduction and reverse recovery diode losses			
Pgate	Gate drive losses			
P <sub>Qoss</sub>	Output capacitance losses			



## 5 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



57

DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
Е	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øР	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116

### **TO-220 MECHANICAL DATA**



# 6 Revision history

Date	Revision	Changes	
31-May-2005	1	First release.	
06-Sep-2006	2	The document has been reformatted.	
31-Jan-2007	3	Typo mistake on Table 1.	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

