#### **NE/SE5562**

#### DESCRIPTION

The NE/SE5562 is a single-output control circuit for switched-mode power supplies. This single monolithic IC contains all control and protection features needed for full-featured switched-mode power supplies.

The 100mA source/sink output is designed to drive power FETs directly. The associated output logic is designed to prevent double pulsing or cross-conduction current spiking on the output.

All of the control and protect features work cycle-by-cycle up to the maximum operating frequency of 600kHz.

For ease of interface, all digital inputs are TTL or CMOS compatible.

The NE5562 is supplied in 20-pin glass/ceramic (Cerdip), plastic DIP, and plastic SO packages. The NE grade part is characterized and guaranteed over the commercial ambient temperature range of 0°C to +70°C and junction temperature range of 0°C to +85°C. The SE5562 is supplied in the glass/ceramic (Cerdip) package. The SE grade part is characterized and guaranteed over the ambient temperature range of -55 to +125°C and junction temperature range of -55 to +135°C.

#### FEATURES

- Stabilized power supply
- Temperature-compensated reference source
- Sawtooth generator
- · Pulse width modulator
- Remote on/off switching
- Current limiting (2 levels)

#### PIN CONFIGURATION




Figure 1. Pin Configuration

- Auxiliary comparator, with adjustable hysteresis
- Loop fault protection
- Demagnetization/overvoltage protection
- Duty cycle adjust and clamp
- Feed-forward control
- External synchronization
- Total shutdown after adjustable number of overcurrent faults
- Soft-start

#### **ORDERING INFORMATION**

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
20-Pin Plastic Small Outline (SO) Package	0 to +70°C	NE5562D	1021B
20-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5562N	SOT146-1
20-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE5562F	SOT146-1

#### NE/SE5562

#### **BLOCK DIAGRAM**




Figure 2. Block Diagram

## NE/SE5562

#### **ABSOLUTE MAXIMUM RATINGS**

**Philips Semiconductors** 

SYMBOL	PARAMETER	RATING	UNIT
	Supply		
V <sub>S</sub>	voltage-fed mode (Pin 17)	16	V
I <sub>CC</sub>	current-fed mode (Pin 7)	30	mA
	Output transistor	100	mA
	output current		
	Sync (Pin 11)	V <sub>S</sub>	V
	Duty cycle control (Pin 5)	Vz	V
	Remote on/off (Pin 6)	V <sub>S</sub>	V
	Output invert control (Pin 15)	V <sub>S</sub>	V
	Feedback pin (Pin 8)	Vz	V
	C <sub>DELAY</sub> (Pin 16)	Vz	V
	External mod in (Pin 4)	V <sub>S</sub>	V
FF	Feed-forward (Pin 1)	V <sub>S</sub>	V
	Demag/overvoltage in (Pin 18)	Vz	V
	Current sense (Pin 14)	V <sub>S</sub>	V
	80Low supply sense and hysteresis (Pins 12, 13)	V <sub>S</sub>	V
TJ	Operating junction temperature	135	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>SOLD</sub>	Lead soldering temperature (10sec)	300	°C

NOTES:

Ground Pin 20 must always be the most negative pin.
 For power dissipation, see the application section which follows.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	RATING	UNIT
	Supply		
	voltage-fed	10 to 16	V
	current-fed	15	mA
T <sub>A</sub>	Ambient temperature range		
	NE grade	0 to +70	°C
	SE grade	-55 to +125	°C
TJ	Junction temperature range		
	NE grade	0 to +85	°C
	SE grade	-55 to +135	°C

#### DC AND AC ELECTRICAL CHARACTERISTICS

 $V_{CC}$  = 12V, specifications apply over temperature, unless otherwise specified.

SYMBOL	PARAMETER	TEST PINS TEST CONDITION	TEST CONDITIONS	SE5562			NE5562			
			TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	
Internal r	eference									
V <sub>REF</sub>	Reference voltage	Internal	T <sub>A</sub> =25°C	3.76	3.80	3.84	3.76	3.80	3.84	V
V <sub>REF</sub>	Reference voltage	Internal	Over temp.	3.72	3.8	3.90	3.725	3.8	3.870	V
	Temperature stability	Internal			30			30		ppm/°C
	Long-term stability	Internal			0.5			0.5		μV/1000 hrs

## NE/SE5562

#### DC AND AC ELECTRICAL CHARACTERISTICS (Continued)

V<sub>CC</sub> = 12V, specifications apply over temperature, unless otherwise specified.

evudoi	DADAMETED	TEST	TEST CONDITIONS		SE5562		NE5562			
SYMBOL	PARAMETER	PINS	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	
Referenc	ce in the second se					_	_	_		_
Vz	Zener voltage	9	I <sub>L</sub> =7mA, T <sub>A</sub> =25°C	7.35	7.60	7.75	7.35	7.6	7.75	V
Vz	Zener voltage	9	I <sub>L</sub> =7mA, Over temp.	7.25		7.80	7.20		7.78	V
ΔV <sub>Z</sub> / ΔΤ	Temperature stability	9	I <sub>L</sub> <1mA		50			50		ppm/°C
Low sup	ply shutdown									
	Comparator threshold voltage	Internal	T <sub>A</sub> =25°C	8.30	8.45	8.75	8.30	8.45	8.75	V
	Comparator threshold voltage	Internal	Over temp.	8.00	8.45	8.90	8.00	8.45	8.90	V
	Hysteresis	Internal		25	50	8.00	25	50	800	mV
Oscillato	or									
f <sub>MIN</sub>	Frequency range, minimum	1, 2, 3, 11	R <sub>T</sub> =42.7kΩ, C <sub>T</sub> =0.47μF		60	80		60	80	Hz
f <sub>MAX</sub>	Frequency range, maximum	1, 2, 3, 11	R <sub>T</sub> =2.87kΩ, C <sub>T</sub> =380pF	600			600			kHz
	Initial accuracy	1, 2, 3, 11	$f_O=52kHz,$ $R_T=16k\Omega$ and $C_T=0.0015\mu\text{F},$ $T_A=25^\circ\text{C}$	48.6	54	59.4	48.6	54	59.4	kHz
	Voltage stability	1, 2, 3, 11, 17	10V <v<sub>S&lt;18V</v<sub>		-215			-215		ppm/V
	Temperature stability	1, 2, 3, 11			300	500		300	500	ppm/°C
	Sawtooth peak voltage	2, 3	T <sub>A</sub> =25°C <sup>1</sup>	5.00	5.25	5.40	5.00	5.25	5.40	V
		2, 3	Over temp.	4.80	5.25	5.60	4.80	5.25	5.60	V
	Sawtooth valley voltage	2, 3	T <sub>A</sub> =25°C	1.25	1.70	2.00	1.25	1.70	2.00	V
		2, 3	Over temp.	1.0	1.7	2.1	1.25	1.7	2.0	V
	Sync. in high level	11		2.0		VZ	2.0		VZ	V
	Sync. in low level	11		0.0		0.8	0.0		0.8	V
	Sync. in bias current	11	(Sourced), V <sub>11</sub> <0.8V		0.50	10.0		0.50	10.0	μA
	Feed-forward ratio, maximum	1			2			2		
	Feed-forward duty cycle reduction	1	V <sub>FF</sub> =2V <sub>Z</sub> , T <sub>A</sub> =25°C	11	13.5	19	11	13.5	19	%
		1	Over temp.	6	13.5	22	8		22	%
	Feed-forward reference voltage	9			VZ	Vs		Vz	VS	V
	Feed-forward bias current	1			2.5	50.0		2.5	50.0	μA

#### DC AND AC ELECTRICAL CHARACTERISTICS (Continued)


 $V_{CC}$  = 12V, specifications apply over temperature, unless otherwise specified.


SYMBOL	DADAMETER	TEST			SE5562		NE5562			
STMBOL	PARAMETER	PINS	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
Error am	р									
BIAS	Input bias current	8			1.0	5.0		1.0	5.0	μA
A <sub>VOL</sub>	DC open-loop gain	8, 10	$R_L>100k\Omega$	60	86		60	86		dB
V <sub>он</sub>	High output voltage	10	I <sub>SOURCE</sub> =1mA	5			5			V
V <sub>OL</sub>	Low output voltage	10	I <sub>SINK</sub> =1mA			2.0			2.0	V
	PSRR from $V_{\rm Z}$ and $V_{\rm S}$	Internal	f <sub>O</sub> <300kHz		-40			-40		dB
BW	Small-signal gain bandwidth product				8			8		MHz
	Feedback resistor range			1		240	1		240	kΩ
SINK	Output sink current		V8=V10=5V			10			10	mA
I <sub>SOURCE</sub>	Output source current		V8=3V, V10=1V			5			5	mA
	Sawtooth feedthrough		A <sub>V</sub> =100, 0% duty cycle		200			200		mV
PWM co	mparator and modulator	•	•		•	•		•		
	Minimum duty cycle	19	@V <sub>COMP</sub> <, f=300kHz	0			0			%
	Maximum duty cycle	19	@V <sub>COMP</sub> >, f=300kHz, V15=0V	95		98	95		98	%
A <sub>CC</sub>	Duty cycle	10, 19	f=15kHz to 200kHz, V <sub>IN</sub> =0.472 V <sub>Z</sub>	41	49	55	41	49	55	%
t <sub>PD</sub>	Propagation delay to output	2, 19	V <sub>15</sub> =0		400			400		ns
I <sub>BIAS</sub>	Bias current, external modulator input	4	(Sourced)		0.20	20		0.20	20	μA
I <sub>BIAS</sub>	Bias current, duty cycle control	5	(Sourced)		0.20	20		0.20	20	μA
	Soft-start trip voltage	5		.910	0.955	0.990	0.922	0.955	0.988	V
Remote	on/off (shutdown)									
	Output enabled	6		0		0.80	0		0.80	V
	Output disabled	6		2		VZ	2		VZ	V
BIAS	Bias current	6			1	10		1	10	μA
V <sub>IN</sub>	Maximum input voltage	6		VZ			VZ			V
	Delay to output(s)	6, 19			400			400		ns
Current	limit comparator(s)									
	Shutdown, OC2	14		.593	0.645	.697	0.593	0.645	0.697	V
	Minimum duty cycle, OC1	14		.486	0.528	.570	0.486	0.528	0.570	V
BIAS	Bias current	14	(Sourced)		0.5	50		0.5	50	μA
OC <sub>1</sub>	C <sub>DELAY</sub> charge current	16		-18.2	-13	-6.5	-18.2	-13	-7.8	μA
OC2	C <sub>DELAY</sub> charge current	16		-770	-550	-250	-770	-550	-330	μA
C <sub>DELAY</sub>	Discharge current	16	V12=V <sub>Z</sub>	0.4	1.4	4.0	0.8	1.4	2.0	μA
C <sub>DELAY</sub>	Shut off trip level	16	T <sub>A</sub> =25°C	3.75	3.86	3.97	3.75	3.86	3.97	V


#### DC AND AC ELECTRICAL CHARACTERISTICS (Continued)

 $V_{CC}$  = 12V, specifications apply over temperature, unless otherwise specified.


SYMBOL	PARAMETER	TEST	TEST CONDITIONS	SE5562			NE5562			
STMBUL	PARAMETER	PINS	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	
Auxiliary	comparator with shutdo	own								
I <sub>BIAS</sub>	Bias current	12	(Sourced)		1	10		1	10	μA
	Threshold voltage	12		3.69	3.80	3.91	3.69	3.80	3.91	V
C <sub>DELAY</sub>	Discharge current	12	V <sub>IN</sub> =3V	5	10		5	10		mA
	Hysteresis	12, 13			10			10		mV
Demagne	etization overvoltage cor	nparator								
I <sub>BIAS</sub>	Bias current	18			2	10		2	10	μA
	Threshold voltage	18		3.62	3.80	3.91	3.69	3.80	3.91	V
	Hysteresis	18			10			10		mV
Output s	tage	•	•	•						
V <sub>OH</sub>	High output voltage	19	I <sub>SOURCE</sub> =100mA	V <sub>S</sub> -2.5	V <sub>S</sub> -1.9		V <sub>S</sub> -2.5	V <sub>S</sub> -1.9		V
-		19	I <sub>SINK</sub> =2mA	-	0.16	0.4		0.16	0.4	V
V <sub>OL</sub>	Low output voltage	19	I <sub>SINK</sub> =100mA, T <sub>A</sub> =25°C		1.4	2.0		1.4	2.0	V
		19	I <sub>SINK</sub> =100mA, over temp.			2.25			2.25	V
	I <sub>SINK</sub> max	19		100			100			mA
	I <sub>SOURCE</sub> max	19		100			100			mA
t <sub>R</sub>	Rise time	19	C <sub>L</sub> =2000pF		160			160		ns
t <sub>F</sub>	Fall time	19	C <sub>L</sub> =2000pF		80			80		ns
Supply c	urrent/voltage									
I <sub>CC</sub>	Supply current	17	$\begin{array}{c} 10V{<}V_S{<}16V\\ (Voltage-fed mode),\\ V_I{<}V_S\end{array}$		9	15		9	15	mA
V <sub>S</sub>	Input voltage	7, 17	I <sub>I</sub> =15mA, (Current-fed mode) V <sub>S</sub> =meter	14.2	15.3	16.7	14.2	15.3	16.7	V
Operatin	g frequency range for al	I functions b	ut feed-forward wor	king cyo	cle-by-cy	/cle				
f <sub>MIN</sub>	Minimum frequency	All	R <sub>T</sub> =42.7kΩ, C <sub>T</sub> =0.47μF		60	80		60	80	Hz
f <sub>MAX</sub>	Maximum frequency	All	R <sub>T</sub> =2.87kΩ, C <sub>T</sub> =380pF	600	1000		600	1000		kHz


















Figure 6. Duty Cycle vs Feed-forward Voltage








Figure 8. Voltage-Feed Characteristics

#### NE/SE5562

#### THE NE/SE5562 THEORY OF OPERATION

#### INTRODUCTION

Switched-mode power conversion relies on the principle of pulsed energy storage in an inductive or capacitive element. Capacitive switched converters are typically used with low power systems for which only tens of milliamperes are required. Medium and high power converters tend to use inductive storage elements as shown in Figures 9-11 with which a single switch may be moved around to create step-up (flyback) positive or negative polarity and step-down (forward or buck) conversion from a fixed-voltage source. The relationship between input and output voltage in each case is controlled by the switching on-to-off ratios, which is termed duty cycle. Duty cycle modulation is the common factor in this basic type of power control mechanism. By adding a high-gain operational amplifier, having one input tied to a stable DC reference voltage, configured in a negative feedback loop to maintain a constant output voltage as shown in Figure 12, the switched-mode controller becomes a dynamic voltage regulator. It is this single-switch topology that is most readily adapted to the NE/SE5562 SMPS Control IC.

The ability to switch inductor currents at rates up to 600kHz with state-of-the-art power FETs makes the design of small, efficient switching power converters an attainable reality. Protective features such as programmable slow-start and cycle-by-cycle current limiting allow safe, maintenance-free power supplies to be mass-produced at reduced cost to the manufacturer. Integrated technology makes long-term reliability a predictably achievable goal.




Figure 9. Negative Output Flyback Converter




Figure 10. Positive Output Flyback Converter




Figure 11. Forward Converter (Single Inductor) Step Down




Figure 12. The Forward (Buck) Converter ( $V_{OUT} = V_{IN}(\delta)$ )




Figure 13. PWM Switching Waveforms

## NE/SE5562




Figure 14.

#### THE NE/SE5562 THEORY OPERATION

#### The Sawtooth Oscillator

The sawtooth oscillator consists of a gated charge-discharge capacitor circuit with threshold comparators setting the peak and valley voltages of the ramp. The resistor divider R1-3 is supplied with a source voltage derived from either  $V_Z$  (7.50V) minus two diode drops, or, when feed-forward is in control, a voltage greater than  $V_Z$  and proportional to the main supply voltage. The nominal upper threshold voltage is 5.25V and the lower threshold 1.70V. These then determine the sawtooth peak and valley voltages, respectively.

#### Operation

Beginning with the charge cycle, ramp voltage builds up on the timing capacitor due to a constant current supplied to the node at Pin 2. When capacitor voltage reaches the upper threshold, comparator A switches, setting the latching flip-flop. The output of the latch goes high, generating a clock pulse. The discharge transistor is simultaneously turned on, reducing charge on the timing capacitor to the point at which the lower threshold voltage, 1.70V, is reached. The lower comparator is then activated, resetting the latch and terminating the clock pulse. Note that the discharge transistor is referenced to the same return diodes as the threshold resistor divider and the discharge current is made to track with the charge current. This charge and discharge tracking results in a true sawtooth waveform even at extended frequencies. Figure 17 shows a family of curves which explains the relationship between RT, CT, and the frequency of the sawtooth generator. The data sheet shows the initial accuracy of the oscillator at 60Hz and 600kHz.

# THE PULSE WIDTH MODULATOR AND ERROR AMPLIFIER

The PWM consists of a multi-input voltage comparator (Figure 15) having its positive input tied to the sawtooth ramp voltage and the various negative inputs referenced to ORed control signal nodes. The primary control signal is the error amplifier output voltage node which sets the active duty cycle termination point of the PWM output waveform. As the error amplifier input signal derived from the power supply load voltage varies, for instance in a negative direction, the amplifier output moves upward, raising the PWM comparator toward longer duty cycles at the output on Pin 19. The start-up sequence begins with zero voltage at the input to the error amplifier. Since this could signal an open feedback loop, the loop fault comparator on Pin 8 clamps the PWM duty cycle until the feedback voltage exceeds 0.955V. A second comparator monitors the duty cycle control, Pin 5, with the same threshold level, inhibiting the output via the start-stop latch (Figure 16).


The charging of the slow-start capacitor provides a controlled ramp-up of the output duty cycle and a resultant gradual increase in energy fed to the output magnetics.

The dynamic response of the PWM comparator is shown in the simulated waveform drawing of Figure 17. The error amplifier output voltage is depicted as sloping positive (increasing) with time as referenced to the sawtooth waveform. This causes the duty cycle to increase with time. This is an indication of an increasing load on the power supply as output voltage is decreasing. The Pin 5 ( $\delta_{MAX}$ ) control voltage is also superimposed midway on the sawtooth, indicating the limits of duty cycle increase as the output waveform no longer increases in duty cycle after the  $\delta_{MAX}$  threshold is crossed. A hypothetical overcurrent pulse (Pin 14) is shown to illustrate cycle termination immediately at the output (Pin 19).

#### Product specification

## Switched-mode power supply control circuit

## NE/SE5562



#### Figure 15. PWM Comparator




Figure 16. The Duty Cycle Control Circuit, Pulse Width Modulator, and Error Amplifier, Reference, and Output Latch

## NE/SE5562




Figure 17. Duty Cycle vs Feedback Error and Overcurrent Sense

The error amplifier's non-inverting input is tied to a bandgap reference of 3.80V, accurate to  $\pm 2\%$  at 25°C. The temperature stability of the voltage reference is 30ppm/°C.

The error amplifier is designed for an open-loop gain of 86dB having a small-signal unity gain bandwidth of 3MHz. Closed-loop gain is stable to 10dB, as shown in Figure 19. The DC output excursion of the amplifier is capable of controlling the full PWM range of 0 to 95%. The amplifier can sink 10mA and source 5mA. The nominal DC output for 50% duty cycle is 3.55V. Feedback control resistor value may range from  $1k\Omega$  to  $240k\Omega$  without overload or instability. However, low closed-loop gains must be compensated by lag lead network techniques for optimum stability. Loop compensation networks may intersect the open-loop gain curve with a slope 2 closure and must then be compensated to maintain overall phase and gain margin (Figure 18).




Figure 18. Error Amplifier

NE/SE5562

## Switched-mode power supply control circuit

#### 3dB NE5562 ERROR AMPLIFIER QUE DELA 80 PHASE/AMPL RESPON 160° 70 +VREF 3.75V (dB) 60 OFFSET 50 ADJUSŤ 40 ₽ 5k 30 и 360 20 ಳ SLOPE 10 50 ⊚ 0 ISI OF ĺΓ 1 10 100 1000 10000 100000 1000000 FREQUENCY (Hz) SL00406

Figure 19. Error Amp Response

#### FEED-FORWARD COMPENSATION (PIN 1)

To provide a means of automatically improving line-to-load voltage regulation, a technique called feed-forward regulation is made a part of the NE/SE5562 active mechanism. Referring back to the diagram for the sawtooth oscillator, note that Pin 1 is capable of changing the internal supply voltage to the charging circuit for the timing capacitor,  $C_t$ .


With a nominal duty cycle of 30%, for instance, increasing Pin 1 voltage by 1V from 10.3 to 11.3 will reduce the output duty cycle by approximately 5%. Thus, a primary voltage change has caused a decrease in volt-seconds (duty cycle X primary volts) of 5/30 or 16% (Figure 6). The result is a small over-compensation in the output energy, but an overall safe margin in transformer flux.

The mechanism which produces inverse duty cycle modulation is shown in Figure 20. Increasing Pin 1 voltage beyond the value of  $V_z$ 

(7.50V) increases the charge rate on C<sub>T</sub>, causing the duty cycle to be terminated earlier for each cycle that input voltage is increased. The threshold voltages at the sawtooth limit comparator reference inputs are changed with Pin 1 also in order to offset any change in oscillator frequency.

The secondary benefit of using feed-forward is the attenuation of any low-frequency AC riding on the DC supply before it reaches the regulated output.

Note that a start delay circuit is added to the Pin 1 divider in order to prevent internal race conditions during initial power-up. Once the turn-on transient has decayed, normal operation of the feed-forward circuit is assured. Figure 21 shows an RC delay placed in a base clamping circuit to provide reliable starting.



#### Figure 20. Feed-Forward

# 

Figure 21. Feed-forward Turn-On Delay Circuit

#### SYNCHRONIZATION

The synchronization of the sawtooth oscillator to an external pulse of negative-going polarity is shown in Figure 22. When the sync input pulse crosses the 1.5V threshold, negative, the sawtooth oscillator is prevented from discharging the timing capacitor, causing the charge voltage on the capacitor to remain high (5.25V) until the sync pulse again goes above 1.5V, allowing reset. This action stretches the period of the oscillator and results in a lower frequency under-synchronization control than the free-running frequency.

The following relationship holds—

$$f_{\text{free}-\text{run}} = \frac{1}{t_0}$$

A typical recommended starting point in calculating frequency for synchronous operation is to set the free-run frequency approximately 10% higher than the sync frequency. Then set the pulse width,  $\tau$ , to 10% of t<sub>0</sub>, the free-run period, with the desired new frequency determined by the sum as above.




Figure 22. Synchronization Signals




Figure 23. Sync Signal Relationship to Controlled Sawtooth Waveform

#### **DUTY CYCLE LIMIT (PIN 5)**

The forward or buck converter, and even the flyback converters, may require an automatic duty cycle limit to prevent transformer saturation or unstable behavior. A special input provides access to the PWM comparator for this purpose. As discussed previously in regard to the error amplifier, increasing load demand may drive the system current beyond safe limits. A simple solution is the placement of a duty cycle limit within the system dynamic response before this can occur. Figure 15 shows the PWM comparator with its multiple input ports. All are inverting in polarity and provide a lowest priority level sensing circuit. The lowest level on Pin 4, 5, or 10 gains control of the duty cycle limit. During normal operation, the  $\delta_{MAX}$  circuit sends a continuous threshold signal to the PWM comparator, setting a fixed limit on how much the error amplifier is allowed to increase the duty cycle in response to load demand. Figure 24 shows the circuit within the NE/SE5562 which actually controls duty cycle as listed below:

1. Duty cycle ramp-up (slow-start) during power-up. Time constant controlled by external R, C ramp voltage at Pin 5.


#### NE/SE5562

- Slow-start if remote ON/OFF is actuated, if OC2 threshold trips, demagnetization/overvoltage is sensed, or low supply voltage to the internal regulator is sensed (VS≤8.45V).
- 3. Note that Pin 8 is monitored by the loop fault comparator. When the regulated supply feedback drops below this threshold level (0.955V), the duty cycle is clamped by two diodes in series with a  $2k\Omega$  load across Pin 5 to ground. This implies a minimum duty cycle condition as long as the low output level remains.

Referring to the graph in Figure 25, the designer may choose a divider ratio which, when referenced to V<sub>Z</sub>, 7.5V, provides an easy duty cycle limit control. For example, a 50% limit results in a ratio of 0.48. Setting R<sub>2</sub> at a nominal value between 10 and 20k $\Omega$  and solving for R<sub>1</sub>, the proper limit is obtained.

#### Example:

A duty cycle limit of 50% is required for a forward converter.






Figure 24. Duty Cycle Limit Control




Figure 25. Maximum Duty Cycle




Figure 26. Start-Stop/Shutdown Latches

#### NE/SE5562

#### THE START-STOP CONTROL SEQUENCE

The start-up circuit involves a sequential set of conditions which progresses as follows: power-up after OFF condition or remote ON after OFF. Initially, 0V exist on the supply output, causing zero feedback volts on Pin 8. The slow-start capacitor is discharged, forcing Pin 5 to 0V, having been clamped by the internal discharge transistor. Internal supply regulator input exceeds 8.45V, releasing low voltage shutdown condition with Pin 5 below 0.955V. The slow-start comparator output goes high, resetting the start/stop latch, sending a low output signal to the output stage power NOR gate. The PWM signal is then enabled to feed the output drive circuits, starting energy flow through the magnetics. However, instantaneously the power supply output is still below 0.955V and the loop fault comparator forces the PWM to remain at a minimum

duty cycle. The equivalent circuit at this instant in the start-up cycle which exists at Pin 5 is shown in Figure 28.

The actual minimum duty cycle is determined by the parallel source resistance of R<sub>1</sub> and R<sub>2</sub> combined with the shunt loading internal to Pin 5. High values of divider resistance, 20-30k $\Omega$ , will supply less shunt current to Pin 5 and create a lower modulator duty cycle, while lower values of R<sub>1</sub> and R<sub>2</sub> (5-10k $\Omega$ ) will generate a higher modulator voltage and a greater resultant minimum duty cycle.

As the power conversion circuits become active and Pin 8 feedback voltage increases above 0.955V, the duty cycle network is unclamped; duty cycle increases, controlled by the RC time constant R<sub>1</sub>||R<sub>2</sub>.C<sub>SS</sub>, and as output voltage brings the feedback voltage up to equal the reference voltage, 3.80V, the error amplifier takes control and the supply is in regulation.




Figure 27. Slow-Start Comparator




Figure 28. Loop Fault Comparator and Minimum Duty Cycle Clamp

The stop or shutdown sequence is initiated by any of the following conditions:

a. Supply voltage (bulk) sense below 3.80V at Pin 12.

b. Pin 17 below 8.45V or Pin 7 current below level (less than 9mA).

c. Remote ON/OFF voltage at Pin 6 greater than 2V.

d. Sustained OC2 causing  $C_{\text{DLY}}$  to charge above 3.80V (current sense on Pin 14 continuously above 0.645V peak).

#### **DUAL-LEVEL OVERCURRENT COMPARATORS**

The overcurrent sensing circuit (Figure 29) consists of a single PNP input buffer with emitter-follower tied to  $V_{Z}$ , 7.50V, feeding into the base of an NPN split-emitter transistor. This forms the input node to a set of dual-level voltage comparators with references of 0.528 and 0.645V, respectively. Current sources for the comparator are fixed biased NPNs.

The typical transition time delay for an overcurrent fault is 300ns. Bias current at the input averages 500nA. If the overcurrent sense feature is not used, it is recommended that Pin 14 be tied to ground.

When used for sensing current-derived voltage impulses from the primary driver, a high-speed, low-impedance transient filter network is advised. An example is shown in Figure 30. Keep  $C_F$  close to the NE/SE5562.


Figure 29. NE/SE5562 Overcurrent Comparator

THEORY—OC1 AND OC2

# Overcurrent Logic and Delay Capacitor Operations The circuit takes a voltage input from Pin 14 and compares the level to a dual reference comparator with trips at 0.53 and 0.65V. The lower trip point actuates cycle-by-cycle shutdown of the output stage with an intrinsic delay of 400ns. The second level actuates the

with an intrinsic delay of 400ns. The second level actuates the slow-start function. In addition, there exists a separate housekeeping circuit whose function is to terminate operation of the output stage if its threshold is exceeded. This involves a time delay circuit based on two separate switchable current sources, OC1 and OC2. The time delay capacitor allows the user to program shutdown of the system after a predetermined number of overcurrent cycles have occurred within the period set by the ramp-up of the delay capacitor. Once shutdown has occurred in this manner, external reset is required to restart the system. Referring to the logic block Figure 31, which controls the gating of the two charge pumps into the delay capacitor at Pin 16, the complete signal flow may be traced. Logic signals from the overcurrent 1 and 2 comparators are gated by the clock and delayed clock signals generated by the

Figure 30. Transient Suppression



#### NE/SE5562

sawtooth oscillator. The complete sequence for an overcurrent fault may be understood by referring to Figure 32 for OC2. Here it is shown that an OC2 signal exists indicating that the 0.65V threshold has been exceeded by a signal at Pin 14.

Note that an overcurrent pulse within a particular clock frame turns on the respective OC2 charge ramp during the entire next clock frame. Consecutive overcurrent pulses of either OC1 or OC2 magnitude will activate the selected charge pump for the total duration that such overcurrent occurs. The charging cycle will continue until the delay capacitor reaches the 3.86V trip level.




Figure 31. Overcurrent Logic




Figure 32. Fault Cycle

## NE/SE5562




Figure 33. Overcurrent Shutdown Function

#### CALCULATING THE DELAY CAPACITOR

Actual delay time for a given capacitor value at Pin 16 may be estimated using the graphs in Figure 33 for OC1 and OC2. By first determining the allowable overcurrent time product for a particular power converter, a capacitor delay value may be calculated.

Note that the OC1 charge pump is typically  $13\mu$ A while OC2 pumps  $550\mu$ A into the capacitor. If the exact value is to be calculated for a particular delay requirement, use the following procedure:

- 1. Determine the level of overcurrent-OC1 or OC2.
- Find the maximum delay time which the supply may safely sustain for this continuous overcurrent condition. Note that OC1 may be activated on every cycle if OC2 is not reached, causing continuous charging of C-Delay. However, OC2 overcurrent detection causes the supply to go into slow-start shutdown (hiccup




Figure 34. OC1 Ramp and Shutdown Delay

mode), on the first such pulse. OC2 delays are based on an interrupted charging cycle with total cycle time determined by the external slow-start delay capacitor duty cycle maximum divider—time constant.

For a continuous OC1 overcurrent:

$$C_{DLY} = \frac{(13X10^{-6})(\text{Delay time} - \text{sec})}{3.86V}$$
 (1)

For a continuous OC2 overcurrent:

$$C_{DLY} = \frac{(550X10^{-6})(\text{Delay cycles x 1 } f_{SW})}{3.86V}$$
(2)

Some downward adjustment of the OC2 capacitor value may be necessary to compensate for the  $1-2\mu A$  of discharge current at Pin 16 during the delay cycles.

Example: A maximum of 100 OC2 current fault cycles is allowed.

$$f_{SW} = 400 \text{kHz, find } C_{DLY}$$

$$C_{DLY} = \frac{(550X10^{-6})(100 \text{ x } 1 \text{ 4 x } 105)}{3.86V}$$

=0.036µF

Example: OC2/C<sub>DLY</sub>

Find number of OC1 cycles before shutdown with 0.036 $\mu$ F C<sub>DLY</sub>.

#### NE/SE5562

Delay Time = 
$$\frac{(3.6 \times 10^{-8})(3.86V)}{13 \times 10^{-6}A}$$

=10.7ms

Total cycles shutdown =  $\frac{10.7 \times 10^{-3}}{2.5 \times 10^{-6}}$ 

=4280

Figure 35 shows an actual OC1 charging cycle for continuous fault current sensed at Pin 14 and a DLY = 1 $\mu$ F.

## BULK-SENSE AUXILIARY COMPARATOR WITH SHUTDOWN

This circuit is intended to act as an automatic low-line detection mechanism. As shown in Figure 35, a voltage divider is connected from the main unregulated DC supply to Pin 12. The lower divider resistor may be a potentiometer of 5-10k $\Omega$  resistance with center-tap connected to Pin 13. The comparator which senses Pin 12 voltage is referenced to 3.80V and Pin 12 divider voltage must be greater than this voltage by a sufficient margin to operate within the prescribed low-line limits. For instance, if a line voltage drop of 25% is considered the shutdown threshold, then V<sub>12</sub> should be calculated for a nominal operating voltage as shown in Figure 35.

When the line voltage drops more than 25%, the output stage is disabled. With the hysteresis connected as shown and the pot

adjusted near midway, the line voltage will have to exceed V<sub>NOMINAL</sub> before the supply will restart. The hysteresis control may then be calibrated for the desired over-excursion before restart. This prevents unstable circuit chatter.

The reset switch provides a means for resetting the shutdown latch after overcurrent faults have charged  $C_{DLY}$  to its trip threshold. This also provides a discharge path for the delay capacitor. Figure 36 shows internal circuit.




Figure 35. Bulk-Sense Comparator Divider




Figure 36. Bulk-Sense Comparator

#### THE OUTPUT DRIVE STAGE

The output stage contains the power NOR inhibit gate, invert logic function, and source-sink drivers. The driver stage is capable of sourcing and sinking 100mA at frequencies up to 600kHz. The output transistors are Schottky clamped to prevent saturation and the resultant switching delay due to stored charge. A  $2.5\Omega$  current sense resistor in the emitter of Q419 serves to drive active clamp Q427 when the output sources more than 200mA. This places a limit on the peak current available during instantaneous charging of a

power MOS FET gate. This feature protects the output stage from inadvertent catastrophic overload.

When sinking current, the output is clamped to a maximum of 1.4V. Output swing for positive output is typically V<sub>S</sub>-1.9V at 100mA sourcing. Rise time for a 2000pF load at Pin 19 is typically 160ns with a fall time of 80ns.

The power NOR gate provides a fast response inhibit function to shutdown the output in the event of a number of different fault

#### NE/SE5562

conditions. All inputs are internal to the device and do not appear directly on the external pins as is shown on Figure 37.

The additional flexibility of an invert control allows the polarity at the output during duty cycle to be reversed. This provides a simple

means of designing with P-channel power MOS FETs without adding external inverters. The invert logic is controlled by a simple logic signal at Pin 15. Grounding will cause the output to be a normal positive output and a high level gives inverted output.




Figure 37. Output Driver Schematic

#### THE INTERNAL VOLTAGE REGULATOR

The internal regulator is configured to provide for external supply to the NE/SE5562 from either a voltage feed or a current feed.<sup>1</sup>

For the current-fed mode, a series-dropping resistor may be used to power the device from voltages greater than 18V with current supply of 15 to 25mA. Note that supply current stated in the data sheet is for the device only without load on the output or  $V_Z$ . Drive currents also are pulse-related and thus reflect frequency components onto the current-feed circuit. These must be filtered out at Pin 7 with adequately large capacitors in order to prevent motor-boating (see Figure 38 and Figure 39).

Input current to Pin 7 flows through Zeners  $Z_1$  and  $Z_2$ , and shunt regulator transmitter QR. A differential amplifier with 3.80V reference provides feedback to regulate  $V_S$  to 15V.

In the voltage-fed mode using Pin 17, the Zeners prevent current flow through QR for input voltages less than 19V.

Power dissipation of the device must stay within the allowable package limits. These limits are derived from the thermal characteristics of the particular package chosen. The NE5562N plastic package is capable of operating within the temperature range (ambient) of 0 to  $+70^{\circ}$ C. This rating applies to the surface-mount product NE5562D also. Obviously, the power dissipation of the "D" package is lower than the standard DIP. Thermal resistance for the various packages are:

20-Pin glass/ceramic—NE5562F/ SE5562F:  $\theta_{JA}$  90°C/W

20-Pin SO: -55 to +85°C/W (board-dependent)

#### NOTE:

1. See Figures 7 and 8 for internal Regulator Response Curves.

Design Example—An NE5562N is operated at 40°C ambient in the voltage-fed mode with V\_S=15V; assume I\_S=22mA average:




Figure 38. Current-Feed

20-Pin plastic—NE5562N/SE5562N:  $\theta_{JA}$  61°C/W




Figure 39. Internal Voltage Regulator

:.  $P_D = (22 \times 10^{-3}) (15)$ =330mW

Solving for the temperature rise from ambient to the IC functions:

Temperature rise = 61°C/W×0.33W

= 20.1°C

Junction temperatures will be 20.1  $^{\circ}\text{C}$  above average ambient temperatures which is 40  $^{\circ}\text{C}$ 

T<sub>J</sub>=40°C 20.1°C 60.1°C

The allowable maximum junction temperature is 150°C 125°C is more conservative. The conditions of this example are safe.




Figure 40. Open-Loop Test Setup







Figure 41. Forward Converter






Figure 43. Isolated Secondary

#### Flyback Converter Design

#### **Flyback Converter**

#### Advantages:

- Simple circuit. Only one inductive component even with line isolation.
- Economic. Low component count, low cost.
- Work over large input voltage variations.
- Can accommodate multiple outputs.

#### **Disadvantages:**

- Large output ripple current due to discontinuous energy transfer.
- Large output capacitor; has to supply part of the load current.
- Low leakage inductance required to prevent high voltage spikes at the switching transistors.
- Relatively large core volume for the output power. Core driven in one direction only.

#### **Design Parameters for Flyback Inductor**

#### Input

- Minimum input voltage
- Maximum input voltage

#### Output

- Output voltage or voltages
- Output current or currents
- Output load

#### **Frequency of Operation**

#### Estimate of Overall Efficiency. (n)




Figure 44. Forward Converter, 100W - 5V

#### Product specification

## Switched-mode power supply control circuit




Figure 45. Shunt-Regulated Output With Bootstrap Supply




Figure 46.




Figure 47. NE5562 Flyback Converter





Figure 48. Negative Output Regulator Using Current Mirror

#### NE/SE5562



#### Figure 49. Microprocessor Controlled SMPS

#### REFERENCES

- R.D. Middlebrook and Slobadan Cuk, Advances in Switched Mode Power Conversion, Volumes I and II, TESLA Co., Pasadena, CA, 1983.
- Rudolf P. Stevens and Gordon E. Bloom, Modern DC to DC Switchmode Power Convertor Circuits, Van Nostrand Reinhold/ Computer Science and Engineering Series, 1985.
- 3. H. Dean Venable, Stability Analysis Made Simple, Venable Industries, Inc., 1981.
- J. Jongsma and L.P.M. Bracke, High Frequency Ferrite Power Transformer and Choke Design, N. V. Philips ELCOMA Publications, Eindhoven, the Netherlands, September 1982.
- 5. Edwin S. Oxner, Power FETs and Their Applications, Prentice-Hall, 1982.