# J RAN DRAN Quick Stan DRAN Quick Start ADC1002S020

Demonstration board for ADC1002S020

Rev. 2 — 11 octobre 2010

## **Document information**

Info	Content
Keywords	DEMO8766G, PCB769-2, Demonstration board, ADC, Converter, ADC1002S020
Abstract	This document describes how to use the demonstration board DEMO8766G for the analog-to-digital converter ADC1002S020.
Overview	





# Quick Start ADC1002S020 QS ADC1002S020

Op

**Revision history** 

Rev	Date	Description	RA C
1	20080612	Initial version.	
2	20101011	Update for data acquisition system.	AND RAN RAN
			DRAFT DRAFT D
			<b>C</b>

# **Contact information**

For additional information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

QS\_ADC1002S020\_2

All information provided in this document is subject to legal disclaimers.

**Quick Start** 

# QS\_ADC1002S020 **Quick Start**

#### 1. Overview of the ADC1002S020 demo board

# 1.1 ADC1002S020 demoboard

Figure 1 presents the connections to measure the ADC1002S020 based on DEMO8766G:



Quick Start D C1002S020 QS ADC1002S020

3 of 24

## 1.2 Power supply

The board is powered with a single 12  $V_{DC}$  power supply. A power supply regulator is used to supply all the circuitry on the board.



## 1.3 DC voltage adjustments

The ADC1002S020 allows to adjust the full scale input signal from 1.6 V to 2.4 V.

Table 2.	DC voltage adjustments	View         Immer – TOP reference adjustment         t point – TOP reference value (typ 3.3 V)         Immer – BOT reference adjustment         t point – BOT reference value (typ 1.2 V)         Immer – Input signal DC offset adjustment
Name	Function	View
P1	VRT trimmer – TOP reference adjustment	
TP1	VRT test point – TOP reference value (typ 3.3 V)	P1
P2	VRB trimmer – BOT reference adjustment	
TP5	VRB test point – BOT reference value (typ 1.2 V)	P3 TP7 TP3
P3	OFS trimmer – Input signal DC offset adjustment	
TP3	VI+OFS test point – Input signal DC offset (typ 2.25 V)	
TP7	VRM test point – MIDDLE reference value (typ 2.25 V)	

#### QS\_ADC1002S020\_2

the state of the

# 1.4 Input signals (VI, CLK)

To ensure a good evaluation of the device, the input signal and the input clock must be synchronized together.

Moreover, the input frequency (Fi, MHz) and the clock frequency (Fclk, Msps) should follow the formula:

, where M is an odd number of period and N is the number of samples.

#### Table 3. Input signals

Name	Function	View
J2	VI connector – Analog input signal (50 $\Omega$ matching)	
J3	CLK connector – Clock input signal (50Ω matching)	

## 1.5 Output signals (D0 to D9, IR)

#### Table 4. Output signals

Name	Function		View
TP10 to TP30	Array connector – ADC range signal (IR)	digital output(D0 to D9) and In	DS1
DS1	IR green light – It indication in the full scale range	tes that the analog input signal is	TP10 to TP30
K1	OEN switch – Output	enable selection	
	Active output	High impedance output	

# 2. HSDC extension module: acquisition board

The figure 2 shows an overview of the extension module HSDC-EXTMOD01/DB acquisition board:



Start ADC1002S020 QS ADC1002S020

Quick

QS\_ADC1

**Quick Start** 

The HSDC extension module is intended for acquisition/generation and clock generation purpose. When connected to an ADC demo-board it is intended as an acquisition system for digital output bits delivered by ADC, either CMOS (HE14 P1 connector) or LVDS DDR (SAMTEC QTH\_060\_02 P2 connector).

The board brief specification is shown below:

- 8MB memory size for acquisition pattern;
- 2 16-bit channels CMOS up to 200 MHz;
- 16-bit LVDS DDR input data stream up to 320 MHz;
- On-board or external reference for signal generation.

In this section the specific requirement for the use with ADC1002S020 demo-board will be shown.

For more details on the HSDC-EXTMOD01/DB, please contact <u>dataconverter-</u> <u>support@nxp.com</u>.

## 2.1 HSDC extension module: hardware initialization

Before using the generation board, make sure that you connect the USB cable **prior to** the supply.

#### 2.2 HSDC extension module: software initialization

Before using the generation board, the user needs to install software to control the board. The steps are described below.

Go to the installation directory "\HSDC-EXTMOD01\Software\USBConfigSetup v1.3 100212 1525" on the CD. Double click on the file "CDM 2.04.16.exe" file.

Run the application "\HSDC-EXTMOD01\Software\USBConfigSetup v1.3 100212 1525\USBConfigSetup.msi", this will display the following window:

	Welcome to the USB Configurator Setup Wizard
3	The installer will guide you through the steps required to install USB Configurator on your computer.
	WARNING: This computer program is protected by copyright law and international treaties. Unauthorized duplication or distribution of this program, or any portion of it, may result in severe civil or criminal penalties, and will be prosecuted to the maximum extent possible under the law.
	Cancel Cancel Next >

Click "Next" to proceed with installation process:

QS ADC1002S020

(	🗒 USB Configurator	
	Select Installation Folder	
	The installer will install USB Configurator to the following folder.	
	To install in this folder, click "Next". To install to a different folder, enter it below or click "Browse".	
	Eolder: C:\Program File\Flectronique Concent\UISB Configurator\ Browne	
	Cancel < <u>B</u> ack <u>N</u> ext >	
l		
'USBConfi	iaSetup" window: step 2	

Click "Next" to continue:

Confirm Installati	on	
The installer is ready to instal	USB Configurator on your computer.	
Click "Next" to start the insta	llation.	
	Cancel C	Pack North

Click "Next" to finish the installation process.

The system is now ready to use the ADC1412D series board for evaluation purpose.

## 2.3 HSDC extension module: CMOS connector description

The <u>figure 6</u> shows a brief description of the hardware connection on the HE14 connector:

QS ADC1002S020



The HSDC extension module can acquire data in CMOS level using:

 either the on-board clock generated by the internal PLL, refer to as pDFS\_CLK[0]/nDFS\_CLK[0] that will be used by the FPGA. In this case, the reference of the board should be delivered by the clock signal generator; • or the clock provided by the ADC refer to as P1\_CLK\_IN. This is the preferred situation since the user will not deal with any set-up/hold timing for the acquisition.

Refer to section 3.2 for software configuration.

QS\_ADC1002S020\_2

QS ADC1002S020

# 3. Combo ADC1002S020 and HSDC extension module

## 3.1 Measurement set-up overview

The <u>figure 07</u> below shows an overview of the whole system ADC1002S020+HSDC extension module for which connection is done with the accessory (HSDC-ACC07/DB). The measurement set-up presented below shows 1 generator for input signal. Clock signal is delivered by the HSDC-EXTMOD for ADC clocking and data acquisition purpose:



11 of 24

## 3.2 HSDC extension module: FPGA flash

To get access to the software control of the generation system, run the "USB Configurator.exe". It is located by default in the directory "C:\Program Files\Electronique Concept\USB Configurator\".

If a HSDC extension module is connected to the user system it will display the following window:

Efe     yeaw       C     C       ADM Cock configuration       -20     ADM Cock configuration       -20     ADM Cock configuration       -20     Pattern Generation       -27     Pattern Generation       -28     Pattern Generation       -27     Pattern Generation       -28     Pattern Generation	talus uk DK +3V3: DK +TV2: DK +3V3CLK: DK +VID: 3.3V talus DK BiSteam: configured and numing VHDL Version: 0.3 Recet FPEA configuration Flash pe: MS5P20 ration file: Mogaa_VISSoftware/USAPE FPEA bin:V03Vcpap_V03_P2C_RE_3V3_ACD_bin Browse ase Program Verity IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
--	--

This window gives an overview of the current status of the board connected. If supply is not connected, a FAIL status appears on the Power status field.

Flash the FPGA with the appropriate bin file provided on the CD located at "\HSDC-EXTMOD01\Software\USBConfigSetup v1.3 100212 1525\HSDCEXTMOD FPGA bin v03". Among the 8 files, 2 are considered here:

- "HSDCEXTMOD\_v03\_P1C\_RE\_3V3\_GEN.bin": the FPGA will use the rising edge of the clock delivered by connector P1C;
- "HSDCEXTMOD \_v03\_P1C\_FE\_3V3\_ACQ.bin": the FPGA will use the falling edge of the clock delivered by connector P1C.

For further details regarding the others file please contact <u>dataconverter-</u> <u>support@nxp.com</u>.

Browse to select the wanted bin file. Click "Erase" and "Program" buttons. Once the "Successful" message appears, click "Reset FPGA" button: board is programmed.

## 3.3 HSDC extension module: DATA clock configuration

To acquire the digital input pattern on P1 connector, the user needs to choose the wanted frequency. In our example, the frequency used for acquisition is 20 MHz and the reference signal is provided on external "REF" pin:

QS ADC1002S020

Ele Yew		
ELCD271: CGAP board main control     All clock configuration     DATA clock configuration     Pattern Generation     Pattern Generation     Pattern Acquisition     Debug functions	FPGA Configuration           Data Dicek configuration           Data Dicek input           PI Port (P1_CLK_N)           Data Clock polarity:           active on rising edge	Reference Select     Internal 10 MHz     SMA 'REF' input
	Dad Finguney Synthesis         Synth           Dad Code Finguney Configuration:         Synth           LMK03001 TS3 MH-: TS3 MH-: [TS3 MH-: [TS4 MH-: [	esizer is LMK03001C



The FPGA configuration indicates which configuration file has been programmed in FPGA, in the example shown it is the rising edge of the embedded clock.

In the directory "\HSDC-EXTMOD01\Software\USBConfigSetup v1.3 100212 1525\Config" of the CD, there are 2 configurations files that already defines frequencies for the DFS and AFS (AQM clock configuration that we don't use here). Copy these files to the directory "C:\Documents and Settings\All Users\Application Data\Electronique Concept\UsbConfig" to get access to these frequencies.

Select "LMK03001 20 MHz – 20 MHz (20.000 MHz)" to define the frequency to be 20 MHz. The pattern will be acquired as this sampling rate, meaning 20 MHz CMOS.

Click "Update", this should display 6 green check boxes and the value of the corresponding frequency being actually generated by the board.

The Data Phase Shift allows the user to shift the clock position wrt data by the amount of time indicated.

Note: you can edit the LMK file by clicking on the "Edit..." button to define your own frequency, as long as you respect the frequency range defined by the PLL. For other frequencies to generate, please contact <u>dataconverter-support@nxp.com</u> for more details.

## 3.4 HSDC extension module: pattern acquisition

The clock frequency is defined, and the board is ready to acquire the pattern.

In order to do the acquisition, the number of samples needs to be filled in the Pattern size field: this number is a power of 2 with a maximum of 8MB.

Select one-shot mode and source P1 to acquire data (see figure 10).

The hardware connection between the ADC1002S020 and the HSDC extension module has to be described to get correct results. This is done by using the fields in "Channel 0 Input Configuration" and in "Channel 1 Input Configuration".

The channel 0 receives the data from ADC where ADC MSB is connected to the  $1^{st}$  bit and ADC LSB is connected to the  $10^{th}$  bit of the HSDC extension module. Tune the fields "Input is located on file A between xx (MSB) and xx (LSB)" to describe this configuration (see <u>figure 10</u>).

QS ADC1002S020

<ul> <li>Ge yew</li> <li>CUC271: CGAP board man control</li> <li>ADM clock configuration</li> <li>ADM clock configuration</li> <li>Patten Generation</li> <li>Pat</li></ul>	Pattern Acquisition           Pattern Acquisition           Pattern size:         9122 vectors (modulus 8)         Mode:         orner-indo         pace:         p1         p2           Acquie         Successfully acquied a 8132 vectors pattern.         Successfully saved a 8132 vectors pattern.         Successfully saved a 8132 vectors pattern.           Charnel Ol rout Configuration         Write input time charnel 0 to output IBA         Input time charnel 0 to output IBA           Input time charnel 0 to output IBA         Input time charnel 0 to output IBA         Input time charnel 0 to output IBA           Input time charnel 0 to output IBA         Input time charnel 0 to output IBA         Input time charnel 0 to output IBA           Input time charnel 1 to output IBA         Input time charnel 1 to output IBB         Input time charnel 1 to output IBB           Input time charnel 1 to output IBB         Input time charnel 1 to output IBB         Input time charnel 1 to output IBB           Input time charnel 1 to output IBB         Input time charnel 1 to output IBB         Input time charnel 1 to output IBB           Input time charnel 1 to output IBB         Input time charnel 1 to output IBB         Input time charnel 1 to output IBB           Input time charnel 1 to output IBB         Input time charnel 1 to output IBB         Input time charnel 1 to output IBB           Input time charnel 1 to output IBB         Input tis output IBB
---	--

#### 3.4.1 Pattern acquisition

Browse on both channel path configuration to select the file to store the data that will be acquired.

Click on "Acquire" and "Save" buttons to end the capture process.

## 3.5 FFT post-processing

Once acquisition is done, the captured data can now be processed for FFT results using the "NXP\_ADC\_Acquisition.exe" tool located under directory "\HSDC-EXTMOD01\Software\NXP\_ADC\_Acquisition" of the CD.

Run the application it will display the following window:

**QS ADC1002S020** 



Fig 11. "NXP\_ADC\_Acquisition" window: start-up screen

#### 3.5.1 Acquisition software: input files

The first step consists in delivering the files to be processed. Browse in field "Select ADC1 file:" to indicate the file to be used.

Indicate the data format (by default data are stored in binary format).

Note: both files needs to have the same data format and have the same input and clock frequency.

Indicate CMOS mode.

#### 3.5.2 Acquisition software: frequency indication

The second step consists in indicating the relevant numbers for the FFT processing:

- the resolution N: 10 in this case;
- the input frequency Fin: 1.25 MHz in our example;
- the sampling frequency Fs: 20 Msps in our example;
- whether Fin or Fs are coherent or not:
  - if signals are coherent, selected which Fin or Fs are fixed for the calculation (see appendix A.1). The value of coherent frequency resulting from this calculation will be displayed (this corresponds to the value to be generated in front of the ADC);
  - if signals are not coherent, select the window for FFT processing to apply (the Blackman window gives better results).

The example shown below is for Fin = 1.25 MHz Fs = 20 Msps, with Fin and Fs coherent and Fs fixed value in CMOS mode:

QS ADC1002S020



#### 3.5.3 Acquisition software: FFT results display

Press the "COMPUTE" button to display the results from the FFT processing. The results fields will be updated depending on the number of input files. If 2 files have been processed, it is possible to display both results on the same picture for all graphs using the "Display ..." button ("Display ADC1" or "Display ADC2" or "Display ADC1 & ADC2").

#### 3.5.3.1 FFT spectrum

The first graph to be displayed is the FFT spectrum of the digital pattern acquired:

QS ADC1002S020



#### Fig 13. "NXP\_ADC\_Acquisition" window: FFT result

Press the "Autoscale" button to display the whole content.

The tables **1** and **2** give the relevant dynamic parameters:

- Table Φ: first 6 harmonics frequencies and amplitude level;
- Table 2: dynamics parameters:
  - ENOB expressed in bit;
  - Level of the digital output signal relative to the full-scale;
  - SINAD in dBc;
  - THD in dBc calculated over first 6 harmonics;
  - SNR in dBc and dBFS;
  - SFDR in dBc and dBFS.

#### 3.5.3.2 Reorganized signal

The Reorganized signal displays the reconstructed sine wave from coherency calculation corresponding to 1 period of the input signal:

QS ADC1002S020



Press the "Autoscale" button to display the whole content.

#### 3.5.3.3 Unreconstruted signal

The unreconstructed signal displays the unreconstructed sine wave corresponding to the whole number of period being acquired following the coherency rule:

QS ADC1002S020

			N	XP ADC ac	quisition softwa	ire v1.7				QUIT
	ielect ADC1 file:	OP semiconductors 2010							Coding is: F	ormat is:
Step 1	C:\Work\Temp\ADC100	325020 CMO5 ch0.pat		_		_		0	binary	⊙ CMOS
	Select ADC2 file:								2's complement	LVDS folded bit-wise
	8							2007	C) gray code	CLVDS Interleaved
Step 2	Resolution 10 bits	Fin ADC 1M (Hz)	Fs 20M	(Hz)	n and Fs are: coherent non coherent	Fixed is: OFin OFis	Fin coherent (Hz 998.535156E+3	) Windo 3 No	window 🖂	
	Store to file	Line Heater Results free: 12					1			
Step 3	COMPUTE	Dis	play ADC1 🥂		ADC1 Harm	onics	ADC1 Dynar	mic Paramete	rs ADC1 Output Code	aware -
EET Spectrum	Recreasized circul	Upreconstructed signal	Historyam	Autoscale	H1 (Hz)	H1 (dBc)	ENOB(bit)	Level(FS)	Max. Code Min. Co	ode
TTT Specerun	i Noorganeou signar		( acogram )		H5 (H2)	HZ (dBc)	SINAD(dB)	THD(dBc)	961 57 Officet	
1000				-	1.997M	-74.16	58.78	-71.74	508,943	
950 -	أعدأته متأته تأتعط	حذاده أتحظ سأعط	a a a a a a a a a a a a a a a a a a a		H3 (Hz)	H3 (dBc)	SNR(dBc)	SNR(dBFS)	-	
900 -					2.996M	-80.73	59	60.08		
850 -					H4 (Hz)	H4 (dBc)	SFDR(dBc)	SFDR(dBFS	)	
800 -					3.99414	-79.13	74.16	75.23		
750 -					H5 (Hz)	HS (dBc)				
700 -					14.993M	-88.06				
600-					5 991M	-82.01				
8 550-					Junio	1				
je 500-					ADC2 Harm	onics	ADC2 Dynar	nic Paramete	rs ADC2 Output Code	977.0
450 -						(Jacob) (11 (Jacob) (11 (Jacob)) (11 (Jacob)) (12 (Jacob)	G G	n n	nax, code Min. Ci	500
400 -					H2 (Hz)	H2 (dBc)	SINAD(dB)	THD(dBc)	Offset	
350 -						0		0		
250 -					H3 (H2)	H3 (dBc)	SNR(dBc)	SNR(dBFS)		
200 -						0		0		
150 -					H4 (H2)	H4 (dBc)	SFDR(dBc)	SFDR(dBFS		
100 -					0	0		10		
50 -	1000 2002 2	000 4000 5000 60	20 7000 8000	9000	H5 (Hz)	HS (dBc)				
	0 1000 2000 3	code	JU 7000 0000	.000	H6 (H2)	H6 (dBc)				
			H	0 10	0	0				
-			- AND							

Press the "Autoscale" button to display the whole content.

Use the zoom tool to observe in more details all the captured data.

#### 3.5.3.4 Histogram

The histogram graph shows the distribution of output codes. This graph allows to know which code is present and if there is any missing code in the conversion range:

QS ADC1002S020



Press the "Autoscale" button to display the whole content. The table ③ shows the range of output codes.

QS\_ADC1002S020\_2

# 4. Appendix A.1: coherency calculation

The coherency relies on the fact that clock and analog input signal are synchronized and the first and last samples being captured are adjoining samples: it ensures a continuous digitized time process for the FFT processing.

To achieve this, one has to follow the equation:

$$\frac{F_{in}}{F_s} = \frac{M}{N}$$

where M is an odd integer equal to the number of periods being acquired and N the number of samples acquired.

With Fin, Fs and N known, M has to be chosen such that it follows the equation above. To do this iterative calculation, one has to decide whether Fin or Fs is fixed.

To illustrate this process, let's consider our current example with Fin = 1 MHz, Fs = 20 Msps and N = 8192 samples acquired:

- if Fin is fixed, this leads to M = 409 periods of input signal to be acquired and a real sampling frequency to be Fs = 20.0293399 MHz;
- if Fs is fixed, this leads to M = 409 periods of input signal to be acquired and a real input frequency to be Fin = 0.998535156 MHz.

Those values needs to be programmed in the signal generator and clock generator before capture is done, otherwise the FFT calculation will lead to a non-coherent result as shown below:



The numbers given for SNR, SFDR are completely wrong if coherency is not respected.

QS ADC1002S020

# 5. Notes

For any question, feel free to contact us at the following e-mail <u>dataconverter-</u><u>support@nxp.com</u>.

QS\_ADC1002S020\_2

# 6. Legal information

## 6.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

## 6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

# 6.3 Licenses

Purchase of NXP <xxx> components

<License statement text>

## 6.4 Patents

Notice is herewith given that the subject device uses one or more of the following patents and that each of these patents may have corresponding patents in other jurisdictions.

<Patent ID> - owned by <Company name>

## 6.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

<Name> — is a trademark of NXP B.V.

# 7. Contents

1.	Overview of the ADC1002S020 demo board3
1.1	ADC1002S020 demoboard3
1.2	Power supply4
1.3	DC voltage adjustments4
1.4	Input signals (VI, CLK)5
1.5	Output signals (D0 to D9, IR)5
2.	HSDC extension module: acquisition board6
2.1	HSDC extension module: hardware initialization7
2.2	HSDC extension module: software initialization.7
2.3	HSDC extension module: CMOS connector
	description8
3.	Combo ADC1002S020 and HSDC extension
	module11
3.1	Measurement set-up overview11
3.2	HSDC extension module: FPGA flash12
3.3	HSDC extension module: DATA clock
	configuration12
3.4	HSDC extension module: pattern acquisition13
3.4.1	Pattern acquisition14
3.5	FFT post-processing14
3.5.1	Acquisition software: input files15
3.5.2	Acquisition software: frequency indication15
3.5.3	Acquisition software: FFT results display16
3.5.3.1	FFT spectrum16
3.5.3.2	Reorganized signal17
3.5.3.3	Unreconstruted signal18
3.5.3.4	Histogram19
4.	Appendix A.1: coherency calculation21
5.	Notes
6.	Legal information23
6.1	Definitions23
6.2	Disclaimers23
6.3	Licenses23
6.4	Patents23
6.5	Trademarks23
7.	Contents24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

#### © NXP B.V. 2010.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 11 octobre 2010 Document identifier: QS\_ADC1002S020\_2