# Micron

# DOUBLE DATA RATE (DDR) SDRAM

# 128Mb: x32 DDR SDRAM

# MT46V4M32 - 1 Meg x 32 x 4 banks

For the latest data sheet revisions, please refer to the Micron Website: www.micron.com/dramds

# FEATURES

- $VDD = +2.5V \pm 0.125V$ ,  $VDDQ = +2.5V \pm 0.125V$
- Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture
- Internal, pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle
- Reduced and matched output drive options
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- DLL to align DQ and DQS transitions with CK
- Four internal banks for concurrent operation
- Data mask (DM) for masking write data
- Programmable burst lengths: 2, 4, 8, or full page
- 32ms, 4,096-cycle auto refresh
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- 2.5V I/O (SSTL\_2 compatible)
- DQS per byte on the FBGA package
- 1.8V VDDQ option for FBGA package
- <sup>t</sup>RAS lockout

# OPTIONS

# MARKING


<ul> <li>Configuration</li> </ul>	
4 Meg x 32 (1 Meg x 32 x 4 banks)	4M32
IO Voltage	
2.5V VDDQ	None
1.8V VddQ	V1
Plastic Packages	
100-pin TQFP (0.65mm lead pitch)	LG
12mm x 12mm FBGA	FK
Timing - Cycle Time	
300 MHz @ CL = 5	$-33^{1}$
250 MHz @ CL = 4	-41
200 MHz @ CL = 3	-5

Note: 1. -4 and -33 speed grades are only available in the FBGA package

#### Part Number Example: MT46V4M32V1FK-33

# 128Mb (x32) DDR SDRAM PART NUMBER

PART NUMBER	ARCHITECTURE
MT46V4M32LG	4 Meg x 32



	4 Meg x 32
Configuration	1 Meg x 32 x 4 banks
Refresh Count	4K
RowAddressing	4K(A0-A11)
Bank Addressing	4 (BA0, BA1)
Column Addressing	256(A0-A7)

# **KEY TIMING PARAMETERS**

SPEED		CLOCK RATE		DATA-OUT	ACCESS	DQS-DQ
GRADE	CL = 5 <sup>1</sup>	CL = 4 <sup>1</sup>	CL=31	WINDOW <sup>2</sup>	WINDOW	SKEW
-33	300 MHz	250 MHz	-	0.685ns	±0.6ns	+0.40ns
-4	-	250 MHz	200 MHz	0.950ns	±0.7ns	+0.45ns
-5	-	-	200 MHz	1.400ns	±0.7ns	+0.45ns

1. CL = CAS (Read) Latency

2. Minimum clock rate @ max CL

128Mb: x32 DDR SDRAM 4M32DDR\_B.p65 – Rev. B, Pub. 7/02 ©2002, Micron Technology, Inc.

<sup>‡</sup>PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PUROPOSES ONLY AND ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET MICRON'S PRODUCTION AND DATA SHEET SPECIFICATIONS.



# **GENERAL DESCRIPTION**

The 128Mb (x32) DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728- bits. It is internally configured as a quadbank DRAM.

The 128Mb DDR SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 128Mb DDR SDRAM effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITES. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

The 128Mb DDR SDRAM operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and

# 128Mb: x32 DDR SDRAM

continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable READ or WRITE burst lengths of 2, 4, 8, or full page locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDR SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class I compatible.

- **NOTE:** 1. The functionality and the timing specifications discussed in this data sheet are for the DLL-enabled mode of operation.
  - 2. Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.

# Micron

# ADVANCE

# 128Mb: x32 DDR SDRAM

# **TABLE OF CONTENTS**

Functional Block Diagram - 4 Meg x 32 Pin Descriptions	4 5
	7
Functional Description	7
Initialization	7
Register Definition	7
Mode Register	7
Burst Length	8
Burst Type	9
Read Latency	9
Operating Mode	9
Extended Mode Register	10
DLL Enable/Disable	10
Commands	11
Truth Table 1 (Commands)	11
Truth Table 1A (DM Operation)	11
Deselect	12
No Operation (NOP)	12
Load Mode Register	12
Active	12
Read	12
Write	12
Precharge	12
Auto Precharge	12
Burst Terminate	12
Auto Refresh	13
Self Refresh	13
Operation	14
Bank/Row Activation	14
Reads	15
Read Burst	16
Consecutive Read Bursts	17
Nonconsecutive Read Bursts	18
Random Read Accesses	19
Terminating a Read Burst	21
Read to Write	22
Read to Precharge	23
Writes	24
Write Burst	25
Consecutive Write to Write	26
Nonconsecutive Write to Write	20
Random Write Cycles	27
Write to Read - Uninterrupting	20 29
	29 30
Write to Read - Interrupting Write to Read - Odd, Interrupting	30 31
while to Keau - Ouu, interrupting	31

Write to Precharge - Uninterrupting	32
Write to Precharge - Interrupting	33
Write to Precharge - Odd, Interrupting	34
Precharge	35
Power-Down	35
Truth Table 2 (CKE)	36
Truth Table 3 (Current State, Same Bank)	37
Truth Table 4 (Current State, Different Bank)	39

# **Operating Conditions**


Absolute Maximum Ratings	41
DC Electrical Characteristics and Operating	
Conditions	41
AC Input Operating Conditions	41
Clock Input Operating Conditions	42
DC Electrical Characteristics and Operating	
Conditions, 1.8V Option	43
AC Input Operating Conditions, 1.8V Option	43
Clock Input Operating Conditions, 1.8V Option	43
Capacitance	44
IDD Specifications and Conditions	44
Electrical Characteristics and Recommended	
AC Operating Conditions	45
Notes	46
Derating Data Valid Window	47
Voltage and Timing Waveforms	
Impedance Match Output	50
Reduced Output Drive Characteristics	51
Output Timing - <sup>t</sup> DQSQ and <sup>t</sup> QH	52
Output Timing - <sup>t</sup> AC and <sup>t</sup> DQSCK	54
Input Timing	54
Input Voltage	55
Initialize and Load Mode Registers	56
Power-Down Mode	57
Auto Refresh Mode	58
Self Refresh Mode	59
Reads	
Bank Read - Without Auto Precharge	60
Bank Read - With Auto Precharge	61
Writes	
Bank Write - Without Auto Precharge	62
Bank Write - With Auto Precharge	63
Write - DM Operation	64
100-pin TQFP dimensions	65
FBGA Package	66





# FUNCTIONAL BLOCK DIAGRAM

4 Meg x 32







# **PIN DESCRIPTIONS**

<b>TQFP PIN NUMBERS</b>	SYMBOL	TYPE	DESCRIPTION	
55, 54	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQs and DQS) is referenced to the crossings of CK and CK#.	
53	CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank) CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) a disabled during SELF REFRESH. CKE is an SSTL_2 input but will dete an LVCMOS LOW level after VDD is applied.	
28	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.	
27, 26, 25	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.	
23, 56, 24, 57	DM0-DM3	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.	
29, 30	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.	
31-34, 47-51, 45, 36, 37	A0-A11	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A8) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A8 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A8 LOW, bank selected by BA0, BA1) or all banks (A8 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.	
97, 98, 100, 1, 3, 4, 6, 7	DQ0-7	I/O	Data Input/Output:	
60, 61, 63, 64, 68, 69, 71, 72	DQ8-15	I/O	Data Input/Output:	
9, 10, 12, 13, 17, 18, 20, 21		I/O	Data Input/Output:	
74, 75, 77, 78, 80, 81, 83, 84	-	I/O	Data Input/Output:	
94	DQS	I/O	Data Strobe: Output with read data, input with write data. DQS is edge-aligned with read data, centered in write data. It is used to capture data.	

(continued on next page)





# **PIN DESCRIPTIONS (continued)**

<b>TQFP PIN NUMBERS</b>	SYMBOL	TYPE	DESCRIPTION
38, 39, 40, 41, 42, 43, 44 87, 88, 90	NC	_	No Connect: These pins should be left unconnected.
91	DNU	-	Do Not Use: Must float to minimize noise.
93	NC/RFU		Reserved for Future Use
52	NC (MCL)		No Connect: Not internally connected. Must Connect LOW (for compatibility with SGRAM devices).
2, 8, 14, 22, 59, 67, 73, 79, 86, 95	VddQ	Supply	DQ Power Supply: $+2.5V \pm 0.125V$ . Isolated on the die for improved noise immunity. 1.8V option
5, 11, 19, 62, 70, 76, 82, 92, 99	VssQ	Supply	DQ Ground. Isolated on the die for improved noise immunity.
15, 35, 65, 96	Vdd	Supply	Power Supply: +2.5V ±0.125V.
16, 46, 66, 85	Vss	Supply	Ground.
58	Vref	Supply	SSTL_2 reference voltage.

**NOTE:** 1. NC pins not listed may also be reserved for other uses now or in the future. This table simply defines specific NC pins deemed to be of importance.

# **FBGA BALLOUT**

12
DQS3
DQ27
DQ25
DQ24
DQ14
DQ12
DQS1
DQ10
DQ8
NC
DSF/MCL
VREF

NOTE: 1. This package uses 4 DQS lines



# **FUNCTIONAL DESCRIPTION**

The 128Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. The 128Mb DDR SDRAM is internally configured as a quad-bank DRAM.

The 128Mb DDR SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 128Mb DDR SDRAM consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

# Initialization

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD and VDDO simultaneously, and then to VREF (and to the system VTT). VTT must be applied after VDDQ to avoid device latch-up, which may cause permanent damage to the device. VREF can be applied any time after VDDQ but is expected to be nominally coincident with VTT. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL 2 input but will detect an LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to ensure that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200µs delay prior to applying an executable command.

128Mb: x32 DDR SDRAM

Once the 200µs delay has been satisfied, a DESE-LECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a LOAD MODE REGISTER command should be issued for the extended mode register (BA1 LOW and BA0 HIGH) to enable the DLL, followed by another LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL and to program the operating parameters. Two-hundred clock cycles are required between the DLL reset and any READ command. A PRECHARGE ALL command should then be applied, placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed (<sup>t</sup>RFC must be satisfied.) Additionally, a LOAD MODE REGISTER command for the mode register with the reset DLL bit deactivated (i.e., to program operating parameters without resetting the DLL) is recommended by JEDEC specification but is not required by the Micron device. Following these requirements, the DDR SDRAM is ready for normal operation once a value has been written in to the DRAM and it has been refreshed correctly. Read accesses to the DRAM prior to it being written in to the DRAM must be assumed to be unknown and unrepeatable.

#### **REGISTER DEFINITION** MODE REGISTER

The mode register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 1. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A11 specify the operating mode.

128Mb: x32

**DDR SDRAM** 




#### **Burst Length**

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 1. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types. Full page burst is supported in sequential mode only.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely se-



# Table 1 Burst Definition

Burst	Chauti			Order of Accesses Within a Burst		
Length	Starting Column Address			Type = Sequential	Type = Interleaved	
			<b>A</b> 0			
2			0	0-1	0-1	
2			1	1-0	1-0	
		A1	A0			
		0	0	0-1-2-3	0-1-2-3	
4		0	1	1-2-3-0	1-0-3-2	
4		1	0	2-3-0-1	2-3-0-1	
		1	1	3-0-1-2	3-2-1-0	
	A2	A1	<b>A0</b>			
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6	
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5	
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4	
0	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3	
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2	
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1	
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0	
Full Page (256)		A0 A0 = 0		Cn, Cn+1, Cn+2 Cn+3, Cn+4 Cn-1, Cn	Notsupported	
		A0 A0 = 1		Cn, Cn-1, Cn-2 Cn-3, Cn-4 Cn+1, Cn	Notsupported	

**NOTE:** 1. For a burst length of two, A1-A7 select the block of two burst; A0 selects the starting column within the block.

- 2. For a burst length of four, A2-A7 select the block of four burst; A0-A1 select the starting column within the block.
- 3. For a burst length of eight, A3-A7 select the block of eight burst; A0-A2 select the starting column within the block.
- 4. For a full-page burst, the full row is selected and A0-A7 select the starting column. A0 also selects the direction of the burst (incrementing if A0 = 0, decrementing if A0 = 1).
- 5. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

128Mb: x32

**DDR SDRAM** 




lected by A1-A*i* when the burst length is set to two, by A2-A*i* when the burst length is set to four and by A3-A*i* when the burst length is set to eight (where A*i* is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

# **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 1.



# Table 2 CAS Latency

	ALLOWABLE OPERATING FREQUENCY (MHz)							
SPEED	CL = 5	CL = 5 CL = 4 CL = 3						
-33	≤ 300	≤ 250	_					
-4	_	≤ 250	≤ <b>200</b>					
-5	_	≤200						

#### **Read Latency**

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2, 3, 4 or 5 clocks, as shown in Figure 2.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m. Table 2 indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

#### **Operating Mode**

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7-A11 each set to zero, and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER

128Mb: x32

**DDR SDRAM** 



SET command with bits A7 and A9-A11 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGIS-TER command to select normal operating mode.

All other combinations of values for A7-A11 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

#### **EXTENDED MODE REGISTER**

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable. These functions are controlled via the bits shown in Figure 3. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. Although not required by the Micron device, the enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.

The extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation. Although not required by Micron, JEDEC recommends a LOAD MODE REGISTER command be issued to the mode register (BA0/BA1 both LOW) to reset the DLL.

## **Output Drive Strength**

The reduced drive strength for all outputs are specified to be SSTL2, Class I. The x32 supports both reduced and matched impedance drive strengths. This option is intended for the support of the lighter load and/or point-topoint environments. The selection of the reduced drive strength will alter the DQs and DQSs from SSTL2, Class I drive strength to a reduced drive strength, which is approximately 54 percent of the SSTL2, Class II drive strength.

#### DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued. The DLL must be reset any time the clock frequency is changed followed by 200 clock cycles.

# Figure 3 Extended Mode Register Definition

BA0 BA1 A	11 A10 A9	A8 A7	7 A6	A5	A4	A3	A2	A1	A0	A	Address Bus	
¥ ¥ (	, ↓ ↓	↓ ↓	V	V	¥	Ĭ	V	Ţ	V			
13/12/11 1 <sup>1</sup> 0 <sup>1</sup>	/10/9/ <sub>RFU</sub> 2	8/7	6 / DS		4 /	- /	2 / D		0 LL		tended Mod gister (Ex)	e
								EO			DLL	1
									0		Enable	
									1		Disable	
							_1		_			
							E6	5   E	1	Dri	ve Strength	
							0		0		Reserved	
							0		1		Half	
							1		0		Reserved	

NOTE: 1. E13 and E12 (BA0 and BA1) must be 1, 0 to select the Extended Mode Register (vs. the base Mode Register). 2. Reserved for future use. Set values to 0.

128Mb: x32 DDR SDRAM 4M32DDR\_B.p65 - Rev. B, Pub. 7/02



# Commands

Truth Table 1 provides a quick reference of available commands. This is followed by a verbal description of each command. Two additional Truth Tables appear following the Operation section; these tables provide current state/next state information.

# **TRUTH TABLE 1 – COMMANDS**

(Note: 1)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	Н	Х	Х	Х	Х	9
NO OPERATION (NOP)	L	Н	Н	Н	Х	9
ACTIVE (Select bank and activate row)	L	L	Н	Н	Bank/Row	3
READ (Select bank and column, and start READ burst)	L	н	L	н	Bank/Col	4
WRITE (Select bank and column, and start WRITE burst)	L	н	L	L	Bank/Col	4
BURST TERMINATE	L	н	Н	L	Х	8
PRECHARGE (Deactivate row in bank or banks)	L	L	н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	2

# TRUTH TABLE 1A – DM OPERATION

NAME (FUNCTION)	DM	DQs	NOTES
Write Enable	L	Valid	10
Write Inhibit	Н	Х	10

NOTE: 1. CKE is HIGH for all commands shown except SELF REFRESH.

 BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A11 provide the opcode to be written to the selected mode register.

- 3. BA0-BA1 provide bank address and A0-A11 provide row address.
- 4. BA0-BA1 provide bank address; A0-A7 provide column address; A8 HIGH enables the auto precharge feature (nonpersistent), and A8 LOW disables the auto precharge feature.
- 5. A8 LOW: BA0-BA1 determine which bank is precharged. A8 HIGH: all banks are precharged and BA0-BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 9. DESELECT and NOP are functionally interchangeable.
- 10. Used to mask write data; provided coincident with the corresponding data.

#### DESELECT

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR SDRAM. The DDR SDRAM is effectively deselected. Operations already in progress are not affected.

#### **NO OPERATION (NOP)**

The NO OPERATION (NOP) command is used to instruct the selected DDR SDRAM to perform a NOP (CS# LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### LOAD MODE REGISTER

The mode registers are loaded via inputs A0-A11. See mode register descriptions in the Register Definition section. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until <sup>t</sup>MRD is met.

## ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A11 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

#### READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A7 selects the starting column location. The value on input A8 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

#### WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A7 selects the starting column location. The value on input A8 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array

# 128Mb: x32 DDR SDRAM

subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

#### PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A8 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

#### AUTO PRECHARGE

Auto precharge is a feature which performs the same individual-bank precharge function described above, but without requiring an explicit command. This is accomplished by using A8 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. This "earliest valid stage" is determined as if an explicit PRECHARGE command was issued at the earliest possible time, without violating <sup>t</sup>RAS<sub>min</sub>, as described for each burst type in the Operation section of this data sheet. The user must not issue another command to the same bank until the precharge time (<sup>t</sup>RP) is completed.

#### **BURST TERMINATE**

The BURST TERMINATE command is used to truncate READ bursts (with auto precharge disabled). The most recently registered READ command prior to the BURST TERMINATE command will be truncated, as shown in the Operation section of this data sheet.



# 128Mb: x32 DDR SDRAM

#### **AUTO REFRESH**

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in FPM/EDO DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required.

The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an AUTO REFRESH command. The 128 Mb x32 DDR SDRAM requires AUTO REFRESH cycles at an average interval of 7.8µs (maximum).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM, meaning that the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is  $18 \times 7.8\mu$ s (140.4 $\mu$ s). This maximum absolute interval is to allow future support for DLL updates internal to the DDR SDRAM to be restricted to AUTO REFRESH cycles, without allowing excessive drift in <sup>t</sup>AC between updates. This is a JEDEC requirement that is **NOT** required for Micron's 128Mb x32 DDR device.

#### SELF REFRESH

The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). The DLL is automatically disabled upon entering SELF RE-FRESH and is automatically enabled upon exiting SELF REFRESH (200 clock cycles must then occur before a READ command can be issued). Input signals except CKE are "Don't Care" during SELF REFRESH.

The procedure for exiting self refresh requires a sequence of commands. First, CK must be stable prior to CKE going back HIGH. Once CKE is HIGH, the DDR SDRAM must have NOP commands issued for <sup>t</sup>XSNR because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

128Mb: x32



# **Operations** BANK/ROW ACTIVATION


Before any READ or WRITE commands can be issued to a bank within the DDR SDRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated, as shown in Figure 4.

After a row is opened with an ACTIVE command, a READ or WRITE command may be issued to that row, subject to the <sup>t</sup>RCD specification. <sup>t</sup>RCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a <sup>t</sup>RCD specification of 15ns with a 166 MHz clock (6ns period) results in 2.5 clocks rounded to 3. This is reflected in Figure 5, which covers any case where  $2 < {}^{t}RCD$  (MIN)/ ${}^{t}CK \leq 3$ . (Figure 5 also shows the same case for  ${}^{t}RCD$ ; the same procedure is used to convert other specification limits from time units to clock cycles).


A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by <sup>t</sup>RC.

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by <sup>t</sup>RRD.

# DDR SDRAM



RA = Row Address BA = Bank Address



128Mb: x32

**DDR SDRAM** 



#### READs

READ bursts are initiated with a READ command, as shown in Figure 6.


The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (i.e., at the next crossing of CK and CK#). Figure 7 shows general timing for each possible CAS latency setting. DQS is driven by the DDR SDRAM along with output data. The initial LOW state on DQS is known as the read preamble; the LOW state coincident with the last dataout element is known as the read postamble.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A detailed explanation of <sup>t</sup>DQSQ (valid dataout skew), <sup>t</sup>QH (data-out window hold), the valid data window are depicted in Figure 27. A detailed explanation of <sup>t</sup>DQSCK (DQS transition skew to CK) and <sup>t</sup>AC (data-out transition skew to CK) is depicted in Figure 28.

Data from any READ burst may be concatenated with or truncated with data from a subsequent READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new READ command should be issued x cycles after the first READ command, where *x* equals the number of desired data element pairs (pairs are required by the 2n-prefetch architecture). This is shown in Figure 8. A READ command can be initiated on any clock cycle following a previous READ command. Nonconsecutive read data is shown for illustration in Figure 9. Full-speed random read accesses within a page (or pages) can be performed as shown in Figure 10.






CA = Column Address BA = Bank Address EN AP = Enable Auto Precharge DIS AP = Disable Auto Precharge

/ don t care










- **NOTE**: 1. DO n = data-out from column n.
  - 2. Burst length = 4.
  - 3. Three subsequent elements of data-out appear in the programmed order following DO n.
  - 4. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.






128Mb: x32 DDR SDRAM



- **NOTE**: 1. DO n (or b) = data-out from column n (or column b).
  - 2. Burst length = 4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first).
  - 3. Three subsequent elements of data-out appear in the programmed order following DO n.
  - 4. Three (or seven) subsequent elements of data-out appear in the programmed order following DO b.
  - 5. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.
  - 6. Example applies only when READ commands are issued to same device.







**NOTE**: 1. DO n (or b) = data-out from column n (or column b).

2. Burst length = 4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first).


3. Three subsequent elements of data-out appear in the programmed order following DO n.

- 4. Three (or seven) subsequent elements of data-out appear in the programmed order following DO b.
- 5. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.
- 6. Example applies when READ commands are issued to different devices or nonconsecutive READs.





128Mb: x32 DDR SDRAM



**NOTE**: 1. DO *n* (or *x* or *b* or *g*) = data-out from column *n* (or column *x* or column *b* or column *g*).

- 2. Burst length = 2 or 4 or 8 (if 4 or 8, the following burst interrupts the previous).
- 3. n' or x' or b' or g' indicates the next data-out following DO n or DO x or DO b or DO g, respectively.
- 4. READs are to an active row in any bank.
- 5. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.



# 128Mb: x32 DDR SDRAM

#### **READs (continued)**


Data from any READ burst may be truncated with a BURST TERMINATE command, as shown in Figure 11. The BURST TERMINATE latency is equal to the READ (CAS) latency, i.e., the BURST TERMINATE command should be issued x cycles after the READ command, where x equals the number of desired data element pairs (pairs are required by the 2n-prefetch architecture).

Data from any READ burst must be completed or truncated before a subsequent WRITE command can be issued. If truncation is necessary, the BURST TER-MINATE command must be used, as shown in Figure 12. The <sup>t</sup>DQSS (MIN) case is shown; the <sup>t</sup>DQSS (MAX) case has a longer bus idle time. (<sup>t</sup>DQSS [MIN] and <sup>t</sup>DQSS [MAX] are defined in the section on WRITES.) A READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank provided that auto precharge was not activated. The PRECHARGE command should be issued *x* cycles after the READ command, where *x* equals the number of desired data element pairs (pairs are required by the 2n-prefetch architecture). This is shown in Figure 13. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>t</sup>RP is met. Note that part of the row precharge time is hidden during the access of the last data elements.




128Mb: x32 DDR SDRAM

Figure 11 Terminating a READ Burst



- 2. Burst length = 4.
- 3. Subsequent element of data-out appears in the programmed order following DO n.
- 4. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.
- 5. BST = BURST TERMINATE command.






**NOTE**: 1. DO *n* = data-out from column *n*.

- 2. DI b = data-in from column b.
- 3. Burst length = 4 in the cases shown (applies for bursts of 8 and full page as well; if the burst length is 2,the BST command shown can be NOP).
- 4. One subsequent element of data-out appears in the programmed order following DO n.
- 5. Data-in elements are applied following DI *b* in the programmed order.
- 6. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.
- 7. BST = BURST TERMINATE command.





128Mb: x32 DDR SDRAM



**NOTE**: 1. DO n = data-out from column n.

- 2. Burst length = 4, or an interrupted burst of 8 or full page.
- 3. Three subsequent elements of data-out appear in the programmed order following DO n.
  - 4. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.
  - 5. READ to PRECHARGE equals two clocks, which allows two data pairs of data-out.
  - 6. PRE = PRECHARGE command; ACT = ACTIVE command.

128Mb: x32

**DDR SDRAM** 



#### WRITEs

WRITE bursts are initiated with a WRITE command, as shown in Figure 14.

The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered on the first rising edge of DQS following the WRITE command, and subsequent data elements will be registered on successive edges of DQS. The LOW state on DQS between the WRITE command and the first rising edge is known as the write preamble; the LOW state on DQS following the last data-in element is known as the write postamble.


The time between the WRITE command and the first corresponding rising edge of DQS (<sup>t</sup>DQSS) is specified with a relatively wide range (from 75 percent to 125 percent of one clock cycle). All of the WRITE diagrams show the nominal case, and where the two extreme cases (i.e., <sup>t</sup>DQSS [MIN] and <sup>t</sup>DQSS [MAX]) might not be intuitive, they have also been included. Figure 15 shows the nominal case and the extremes of <sup>t</sup>DQSS for a burst of 4. Upon completion of a burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with or truncated with a subsequent WRITE command. In either case, a continuous flow of input data can be maintained. The new WRITE command can be issued on any positive edge of clock following the previous WRITE command. The first data element from the new burst is applied after either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new WRITE command, where x equals the number of desired data element pairs (pairs are required by the 2n-prefetch architecture).

Figure 16 shows concatenated bursts of 4. An example of nonconsecutive WRITEs is shown in Figure 17. Full-speed random write accesses within a page or pages can be performed as shown in Figure 18.

Data for any WRITE burst may be followed by a subsequent READ command. To follow a WRITE without truncating the WRITE burst, <sup>t</sup>WTR should be met as shown in Figure 19.

Data for any WRITE burst may be truncated by a subsequent READ command, as shown in Figure 20. Note that only the data-in pairs that are registered prior to the <sup>t</sup>WTR period are written to the internal array, and any subsequent data-in should be masked with DM as shown in Figure 21.




CA = Column Address BA = Bank Address EN AP = Enable Auto Precharge DIS AP = Disable Auto Precharge

DON T CARE

Data for any WRITE burst may be followed by a subsequent PRECHARGE command. To follow a WRITE without truncating the WRITE burst, <sup>t</sup>WR should be met as shown in Figure 22.

Data for any WRITE burst may be truncated by a subsequent PRECHARGE command, as shown in Figures 23 and 24. Note that only the data-in pairs that are registered prior to the <sup>t</sup>WR period are written to the internal array, and any subsequent data-in should be masked with DM as shown in Figures 23 and 24. After the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>t</sup>RP is met.






- 2. Three subsequent elements of data-in are applied in the programmed order following DI *b*.
- 3. An uninterrupted burst of 4 is shown.
- 4. A8 is LOW with the WRITE command (auto precharge is disabled).





128Mb: x32 DDR SDRAM




**NOTE**: 1. DI *b*, etc. = data-in for column *b*, etc.

- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI n.
- 4. An uninterrupted burst of 4 is shown.
- 5. Each WRITE command may be to any bank.








**NOTE**: 1. DI *b*, etc. = data-in for column *b*, etc.

- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI n.
- 4. An uninterrupted burst of 4 is shown.
- 5. Each WRITE command may be to any bank.








**NOTE**: 1. DI *b*, etc. = data-in for column *b*, etc.

- 2. *b*', etc. = the next data-in following DI *b*, etc., according to the programmed burst order.
- 3. Programmed burst length = 2. For 4, or 8 the burst is terminated.
- 4. Each WRITE command may be to any bank.




128Mb: x32 DDR SDRAM



- 2. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 3. An uninterrupted burst of 4 is shown.
- 4. <sup>t</sup>WTR is referenced from the first positive CK edge after the last data-in pair.
- 5. The READ and WRITE commands are to the same bank. However, the READ and WRITE commands may be to different devices, in which case <sup>t</sup>WTR is not required and the READ command could be applied earlier.
- 6. A8 is LOW with the WRITE command (auto precharge is disabled).




128Mb: x32 DDR SDRAM



- 2. An interrupted burst of 4 or 8 is shown; two data elements are written.
- 3. One subsequent element of data-in is applied in the programmed order following DI b.
- 4. <sup>t</sup>WTR is referenced from the first positive CK edge after the last data-in pair.
- 5. A8 is LOW with the WRITE command (auto precharge is disabled).
- 6. DQS is required at T2 and T2n (nominal case) to register DM.
- 7. If the burst of 8 was used, DM would not be required at T3-T4n because the READ command would mask the last two data elements.








- 2. An interrupted burst of 4 is shown; one data element is written.
- 3. <sup>t</sup>WTR is referenced from the first positive CK edge after the last desired data-in pair (not the last two data elements).
- 4. A8 is LOW with the WRITE command (auto precharge is disabled).
- 5. DQS is required at T1n, T2, and T2n (nominal case) to register DM.
- 6. If the burst of 8 was used, DM would not be required at T3-T4n because the READ command would mask the last four data elements.








- 2. Three subsequent elements of data-in are applied in the programmed order following DI *b*.
- 3. An uninterrupted burst of 4 is shown.
- 4. <sup>t</sup>WR is referenced from the first positive CK edge after the last data-in pair.
- 5. The PRECHARGE and WRITE commands are to the same bank. However, the PRECHARGE and WRITE commands may be to different devices, in which case <sup>t</sup>WR is not required and the PRECHARGE command could be applied earlier.
- 6. A8 is LOW with the WRITE command (auto precharge is disabled).
- 7. PRE = PRECHARGE command.








- 2. Subsequent element of data-in is applied in the programmed order following DI b.
- 3. An interrupted burst of 4 is shown; two data elements are written.
- 4. <sup>t</sup>WR is referenced from the first positive CK edge after the last data-in pair.
- 5. The PRECHARGE and WRITE commands are to the same bank.
- 6. A8 is LOW with the WRITE command (auto precharge is disabled).
- 7. DQS is required at T2 and T2n (nominal case) to register DM.
- 8. If the burst of 8 was used, DM would be required at T3 and T3n and not at T4 and T4n because the PRECHARGE command would mask the last two data elements.
- 9. PRE = PRECHARGE command.









- 2. Subsequent element of data-in is applied in the programmed order following DI b.
- 3. An interrupted burst of 4 is shown; one data elements are written.
- 4. <sup>t</sup>WR is referenced from the first positive CK edge after the last data-in pair.
- 5. The PRECHARGE and WRITE commands are to the same bank.
- 6. A8 is LOW with the WRITE command (auto precharge is disabled).
- 7. DQS is required at T1n, T2, and T2n (nominal case) to register DM.
- 8. If the burst of 8 was used, DM would be required at T3 and T3n and not at T4 and T4n because the PRECHARGE command would mask the last two data elements.
- 9. PRE = PRECHARGE command.



#### PRECHARGE

The PRECHARGE command (Figure 25) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A8 determines whether one or all banks are to be precharged,





128Mb: x32 DDR SDRAM

and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.


#### **POWER-DOWN (CKE NOT ACTIVE)**

Unlike SDR SDRAMs, DDR SDRAMs require CKE to be active at all times an access is in progress: from the issuing of a READ or WRITE command until completion of the burst. For READs, a burst completion is defined when the Read Postamble is satisfied; For WRITEs, a burst completion is defined when the Write Postamble is satisfied.

Power-down (Figure 26) is entered when CKE is registered LOW. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, CK# and CKE. For maximum power savings, the user has the option of disabling the DLL prior to entering power-down. In that case, the DLL must be enabled after exiting power-down, and 200 clock cycles (approximately 2us) must occur before a READ command can be issued. However, powerdown duration is limited by the refresh requirements of the device, so in most applications, the self-refresh mode is preferred over the DLL-disabled power-down mode.

While in power-down, CKE LOW and a stable clock signal must be maintained at the inputs of the DDR SDRAM, while all other input signals are "Don't Care."

The power-down state is synchronously exited when CKE is registered HIGH (in conjunction with a NOP or DESELECT command). A valid executable command may be applied one clock cycle later.





# **TRUTH TABLE 2 – CKE**

#### (Notes: 1-4)

CKE <sub>n-1</sub>	CKEn	CURRENT STATE	COMMAND <sub>n</sub>	ACTIONn	NOTES
L	L	Power-Down	Х	Maintain Power-Down	
		Self Refresh	Х	Maintain Self Refresh	
L	н	Power-Down	DESELECT or NOP	Exit Power-Down	
		Self Refresh	DESELECT or NOP	Exit Self Refresh	5
н	L	All Banks Idle	DESELECT or NOP	Precharge Power-Down Entry	
		Bank(s) Active	DESELECT or NOP	Active Power-Down Entry	
		All Banks Idle	AUTO REFRESH	Self Refresh Entry	
Н	Н		See Truth Table 3		

**NOTE:** 1.  $CKE_n$  is the logic state of CKE at clock edge n;  $CKE_{n-1}$  was the state of CKE at the previous clock edge. 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.

3. COMMAND<sub>n</sub> is the command registered at clock edge n, and ACTION<sub>n</sub> is a result of COMMAND<sub>n</sub>.

4. All states and sequences not shown are illegal or reserved.

5. DESELECT or NOP commands should be issued on any clock edges occurring during the <sup>t</sup>XSR period. A minimum of 200 clock cycles is needed before applying a READ command for the DLL to lock.



128Mb: x32 DDR SDRAM

### TRUTH TABLE 3 – CURRENT STATE BANK n – COMMAND TO BANK n

(Notes: 1-6; notes appear below and on next page)

CURRENT STA	TE	CS#	RAS#	CAS#	WE#	COMMAND/ACTION	NOTES
Any		Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	
		L	н	н	Н	NO OPERATION (NOP/continue previous operation)	
	L L H H ACTIVE (select and activate row)			ACTIVE (select and activate row)			
Idle	Idle L L H AUTO REFRESH		AUTO REFRESH	7			
		L	L	L	L	LOAD MODE REGISTER	7
		L	н	L	Н	READ (select column and start READ burst)	10
Row Active L H L		L	WRITE (select column and start WRITE burst)	10			
LL		Н	L	PRECHARGE (deactivate row in bank or banks)	8		
Read		L	н	L	Н	READ (select column and start new READ burst)	10
(Auto-		L	н	L	L	WRITE (select column and start WRITE burst)	10, 12
Precharge		L	L	н	L	PRECHARGE (truncate READ burst, start PRECHARGE)	8
Disabled)		L	н	н	L	BURST TERMINATE	9
Write		L	н	L	Н	READ (select column and start READ burst)	10, 11
(Auto-		L	н	L	L	WRITE (select column and start new WRITE burst)	10
Precharge		L	L	н	L	PRECHARGE (truncate WRITE burst, start PRECHARGE)	8, 11
Disabled)							

#### NOTE:

- 1. This table applies when CKE<sub>n-1</sub> was HIGH and CKE<sub>n</sub> is HIGH (see Truth Table 2) and after <sup>t</sup>XSNR has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted (i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state). Exceptions are covered in the notes below.
- 3. Current state definitions:

ale. The balls has been precharged, and is has been me	dle:	The bank has been	precharged,	and <sup>t</sup> RP has been me	et.
--	------	-------------------	-------------	---------------------------------	-----

- Row Active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.
  - Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
  - Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
- 4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

Precharging:	Starts with registration of a PRECHARGE command and ends when <sup>t</sup> RP is met. Once <sup>t</sup> RP is met, the bank will be in the idle state.
Row Activating:	Starts with registration of an ACTIVE command and ends when <sup>t</sup> RCD is met. Once <sup>t</sup> RCD is met, the bank will be in the "row active" state.
Read w/Auto- Precharge Enabled:	Starts with registration of a READ command with auto precharge enabled and ends when <sup>t</sup> RP has been met. Once <sup>t</sup> RP is met, the bank will be in the idle state.
Write w/Auto- Precharge Enabled:	Starts with registration of a WRITE command with auto precharge enabled and ends when <sup>t</sup> RP has been met. Once <sup>t</sup> RP is met, the bank will be in the idle state.





#### NOTE (continued):

5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an AUTO REFRESH command and ends when <sup>t</sup>RC is met. Once <sup>t</sup>RC is met, the DDR SDRAM will be in the all banks idle state.

Accessing Mode

Register: Starts with registration of a LOAD MODE REGISTER command and ends when <sup>t</sup>MRD has been met. Once <sup>t</sup>MRD is met, the DDR SDRAM will be in the all banks idle state.

Precharging All: Starts with registration of a PRECHARGE ALL command and ends when <sup>t</sup>RP is met. Once <sup>t</sup>RP is met, all banks will be in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle, and bursts are not in progress.
- 8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
- 9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.
- 10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 11. Requires appropriate DM masking.
- 12. A WRITE command may be applied after the completion of the READ burst; otherwise, a BURST TERMINATE must be used to end the READ burst prior to asserting a WRITE command.



128Mb: x32 DDR SDRAM

### TRUTH TABLE 4 – CURRENT STATE BANK n – COMMAND TO BANK m

(Notes: 1-6; notes appear below and on next page)

CURRENT ST	TATE	CS#	RAS#	CAS#	WE#	COMMAND/ACTION	NOTES
Any		Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	
		L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle		Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	
Row		L	L	Н	Н	ACTIVE (select and activate row)	
Activatin	Activating, L H L H READ (select column and start READ burst)		7				
Active, c	or	L	Н	L	L	WRITE (select column and start WRITE burst)	7
Prechargi	ng	L	L	Н	L	PRECHARGE	
Read		L	L	Н	Н	ACTIVE (select and activate row)	
(Auto-		L	Н	L	Н	READ (select column and start new READ burst)	7
Precharg	je	L	н	L	L	WRITE (select column and start WRITE burst)	7, 9
Disabled	d) (b	L	L	Н	L	PRECHARGE	
Write		L	L	Н	Н	ACTIVE (select and activate row)	
(Auto-		L	н	L	н	READ (select column and start READ burst)	7, 8
Precharg	je	L	н	L	L	WRITE (select column and start new WRITE burst)	7
Disabled	d) (k	L	L	Н	L	PRECHARGE	
Read		L	L	Н	н	ACTIVE (select and activate row)	
(With Aut	to-	L	Н	L	Н	READ (select column and start new READ burst)	7
Precharge	e)	L	Н	L	L	WRITE (select column and start WRITE burst)	7, 9
		L	L	Н	L	PRECHARGE	
Write		L	L	Н	Н	ACTIVE (select and activate row)	
(With Aut	to-	L	Н	L	Н	READ (select column and start READ burst)	7
Precharge	e)	L	Н	L	L	WRITE (select column and start new WRITE burst)	7
	Ī	L	L	Н	L	PRECHARGE	

#### NOTE:

- 1. This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Truth Table 2) and after <sup>t</sup>XSNR has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted (i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m*, assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.





#### **NOTE (continued):**

3. Current state definitions:

Idle: The bank has been precharged, and <sup>t</sup>RP has been met.

- Row Active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.
  - Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
  - Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

Read with Auto

Precharge Enabled: See following text

Write with Auto Precharge Enabled: See following text

3a. The read with auto precharge enabled or WRITE with auto precharge enabled states can each be broken into two parts: the access period and the precharge period. For read with auto precharge, the precharge period is defined as if the same burst was executed with auto precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For write with auto precharge, the precharge period begins when <sup>t</sup>WR ends, with <sup>t</sup>WR measured as if auto precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or <sup>t</sup>RP) begins.

This device supports concurrent auto precharge such that when a read with auto precharge is enabled or a write with auto precharge is enabled any command to other banks is allowed, as long as that command does not interrupt the read or write data transfer already in process. In either case, all other related limitations apply (e.g., contention between read data and write data must be avoided).

3b. The minimum delay from a READ or WRITE command with auto precharge enabled, to a command to a different bank is summarized below.

From Command	To Command	Minimum delay (with concurrent auto precharge)
WRITE w/AP	READ or READ w/AP	[1 + (BL/2)] <sup>t</sup> CK + <sup>t</sup> WTR
	WRITE or WRITE w/AP	(BL/2) tCK
	PRECHARGE	1 <sup>t</sup> CK
	ACTIVE	1 <sup>t</sup> CK
READ w/AP	READ or READ w/AP	(BL/2) * <sup>t</sup> CK
	WRITE or WRITE w/AP	[CL <sub>RU</sub> + (BL/2)] <sup>t</sup> CK 1 <sup>t</sup> CK
	PRECHARGE	1 <sup>t</sup> CK
	ACTIVE	1 <sup>t</sup> CK

 $CL_{RU}$  = CAS Latency (CL) rounded up to the next integer BL=Bust Length

- 4. AUTO REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 8. Requires appropriate DM masking.
- 9. A WRITE command may be applied after the completion of the READ burst; otherwise, a BURST TERMI-NATE must be used to end the READ burst prior to asserting a WRITE command.

128Mb: x32

**DDR SDRAM** 



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VDD Supply
Relative to Vss1V to +3.6V
Voltage on VddQ Supply
Relative to Vss1V to +3.6V
Voltage on VREF and Inputs
Relative to Vss1V to +3.6V
Voltage on I/O Pins
Relative to Vss
Operating Temperature, T <sub>A</sub> (ambient) 0°C to +70°C
Storage Temperature (plastic)55°C to +150°C
Power Dissipation 2W
Short Circuit Output Current

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1-5, 16, 40; notes appear on pages 46-49) (0°C  $\leq T_{\Delta} \leq +70$ °C; VDD = +2.5V ±0.125V, VDDQ = +2.5V ±0.125V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vdd	2.375	2.625	V	
I/O Supply Voltage	VddQ	2.375	2.625	V	40
I/O Reference Voltage	Vref	0.49 x VDDQ	0.51 x VDDQ	V	6
I/O Termination Voltage (system)	Vπ	Vref - 0.04	Vref + 0.04	V	7
Input High (Logic 1) Voltage	Vih(dc)	Vref + 0.15	Vdd + 0.3	V	28
Input Low (Logic 0) Voltage	Vil(dc)	-0.3	Vref - 0.15	V	28
Clock Input Voltage Level; CK and CK#	Vin	-0.3	VDDQ + 0.3	V	
Clock Input Differential Voltage; CK and CK#	Vid	0.36	VddQ + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	Vix	1.15	1.35	V	9
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le V_{DD}$ (All other pins not under test = 0V)	h	-2	2	μA	
OUTPUT LEAKAGE CURRENT (DQs are disabled; $0V \le Vout \le VddQ$ )	loz	-5	5	μA	
OUTPUT LEVELS: Impedance Match High Current (Voυτ = VddQ-0.373V, minimum Vref, minimum Vπ) Low Current (Voυτ = 0.373V, maximum Vref,maximum Vπ)	Іон Іоl	-4 4		mA mA	37, 39
OUTPUT LEVELS: Reduced drive option - High Current (Vout = VddQ-0.763V, minimum Vref, minimum Vπ) Low Current (Vout = 0.763V, maximum Vref,maximum Vπ)	Iohr Iolr	-9 9	-	mA mA	38, 39

# AC INPUT OPERATING CONDITIONS

(Notes: 1-5, 14, 16, 40; notes appear on pages 46-49) (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; V<sub>DD</sub> = +2.5V ±0.125V, V<sub>DD</sub>Q = +2.5V ±0.125V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage; DQ	VIH(AC)	Vref + 0.310	-	V	14, 28, 39
Input Low (Logic 0) Voltage; DQ	VIL(AC)	_	Vref - 0.310	V	14, 28, 39
Clock Input Differential Voltage; CK and CK#	VID(AC)	0.7	VddQ + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	Vix(ac)	0.5xVddQ-0.2	0.5xVddQ+0.2	V	9



### **CLOCK INPUT OPERATING CONDITIONS**

(Notes: 1–5, 15, 16, 30; notes appear on pages 46–49) (0°C  $\leq$  T<sub>A</sub>  $\leq$ + 70°C; VDD = +2.5V ±0.125V, VDDQ = +2.5V ±0.125V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Clock Input Mid-Point Voltage; CK and CK#	VMP(DC)	1.15	1.35	V	6, 9
Clock Input Voltage Level; CK and CK#	Vin(dc)	-0.3	VddQ + 0.3	V	6
Clock Input Differential Voltage; CK and CK#	Vid(dc)	0.36	VddQ + 0.6	V	6, 8
Clock Input Differential Voltage; CK and CK#	VID(AC)	0.7	VddQ + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	Vix(Ac)	0.5 x VddQ - 0.2	0.5 x VddQ + 0.2	V	9




Figure 27 SSTL\_2 Clock Input

**NOTE:** 1. This provides a minimum of 1.15V to a maximum of 1.35V, and is always half of VDDQ.

- 2. CK and CK# must cross in this region.
- 3. CK and CK# must meet at least ViD(DC) min when static and is centered around VMP(DC)
- 4. CK and CK# must have a minimum 700mv peak to peak swing.
- 5. CK or CK# may not be more positive than VDDQ + 0.3V or more negative than Vss 0.3V.
- 6. For AC operation, all DC clock requirements must also be satisfied.
- 7. Numbers in diagram reflect nominal values.



### DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS FOR 1.8V OPTION

(Notes: 1-5, 16, 40; notes appear on pages 46-49) (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; VDD = +2.5V ±0.125V, VDDQ = +1.8V ±0.125V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vdd	2.375	2.625	V	
I/O Supply Voltage	VddQ	1.67	1.925	V	40
I/O Reference Voltage	Vref	0.49 x VddQ	0.51 x VddQ	V	6
I/O Termination Voltage (system)	Vπ	Vref - 0.04	Vref + 0.04	V	7
Input High (Logic 1) Voltage	Vih(dc)	Vref + 0.15	Vdd + 0.3	V	28
Input Low (Logic 0) Voltage	Vil(dc)	-0.3	Vref - 0.15	V	28
Clock Input Voltage Level; CK and CK#	Vin	-0.3	VDDQ + 0.3	V	
Clock Input Differential Voltage; CK and CK#	Vid	0.36	VddQ + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	Vıx	0.8	1.0	V	9
INPUTLEAKAGE CURRENT Any input $0V \le V_{IN} \le V_{DD}$ (All other pins not under test = 0V)	h	-2	2	μA	
OUTPUT LEAKAGE CURRENT (DQs are disabled; $0V \le Vout \le VddQ$ )	loz	-5	5	μA	
OUTPUT LEVELS: Impedance Match High Current (Voυτ = VddQ-0.373V, minimum Vref, minimum Vπ) Low Current (Voυτ = 0.373V, maximum Vref,maximum Vπ)	Іон Іос	-4 4		mA mA	37, 39
OUTPUT LEVELS: Reduced drive option - High Current (Voυτ = VddQ-0.763V, minimum Vref, minimum Vττ) Low Current (Voυτ = 0.763V, maximum Vref,maximum Vττ)	Iohr Iolr	-9 9		mA mA	38, 39

# **AC INPUT OPERATING CONDITIONS FOR 1.8V OPTION**

(Notes: 1-5, 14, 16, 40; notes appear on pages 46-49) (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; VDD = +2.5V ±0.125V, VDDQ = +1.8V ±0.125V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage; DQ	VIH(AC)	Vref + 0.310	_	V	14, 28, 39
Input Low (Logic 0) Voltage; DQ	VIL(AC)	_	Vref - 0.310	V	14, 28, 39
Clock Input Differential Voltage; CK and CK#	VID(AC)	0.7	VddQ + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	Vix(Ac)	0.5xVddQ-0.2	0.5xVddQ+0.2	V	9

### **CLOCK INPUT OPERATING CONDITIONS FOR 1.8V OPTION**

(Notes: 1–5, 15, 16, 30; notes appear on pages 46–49) (0°C  $\leq$  T<sub>A</sub>  $\leq$ + 70°C; VDD = +2.5V ±0.125V, VDDQ = +1.8V ±0.125V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Clock Input Mid-Point Voltage; CK and CK#	Vmp(dc)	0.8	1.0	V	6, 9
Clock Input Voltage Level; CK and CK#	Vin(dc)	-0.3	VDDQ + 0.3	V	6
Clock Input Differential Voltage; CK and CK#	Vid(dc)	0.36	VddQ + 0.6	V	6, 8
Clock Input Differential Voltage; CK and CK#	VID(AC)	0.7	VddQ + 0.6	V	8
Clock Input Crossing Point Voltage; CK and CK#	Vix(AC)	0.5 x VddQ - 0.2	0.5 x VddQ + 0.2	V	9



# CAPACITANCE

(Note: 13)	<b>TQFP</b> Pa	ackage	<b>FBGA</b> P	ackage			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Delta Input/Output Capacitance: DQs, DQS, DM	DCıo	-	0.50	_	0.50	рF	24
Delta Input Capacitance: Command and Address	DCI1	-	0.50	-	0.50	рF	29
Delta Input Capacitance: CK, CK#	DC12	_	0.25	_	0.50	рF	29
Input/Output Capacitance: DQs, DQS, DM	Cio	4.0	5.0	3.0	5.0	рF	
Input Capacitance: Command and Address	C11	2.0	3.0	2.0	3.0	рF	
Input Capacitance: CK, CK#	Cı2	2.0	3.0	2.0	3.0	рF	
Input Capacitance: CKE	Сіз	2.0	3.0	2.0	3.0	рF	

### IDD SPECIFICATIONS AND CONDITIONS

(Notes: 1-5, 10, 12, 14, 40; notes on pages 46-49) (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; VDDQ = +2.5V ±0.125V, VDD = +2.5V ±0.125V)

			MAX				
PARAMETER/CONDITION	SYMBOL	-33	-4	-5	UNITS	NOTES	
OPERATING CURRENT: One bank; Active-Precl <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM, and DQS inputs per clock cyle; Address and control inputs cha per clock cycle;	changing twice	IDD0	TBD	TBD	TBD	mA	22
OPERATING CURRENT: One bank; Active-Read- Burst = 2; ${}^{t}RC = {}^{t}RC$ (MIN); ${}^{t}CK = {}^{t}CK$ (MIN); low Address and control inputs changing once pe	Idd1	TBD	TBD	TBD	mA	22	
PRECHARGE POWER-DOWN STANDBY CURRE Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK MIN; CKE = LO	Idd2p	TBD	TBD	TBD	mA	32	
IDLE STANDBY CURRENT: CS# = HIGH; All ban <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = HIGH; Address and ot changing once per clock cycle	Idd2n	TBD	TBD	TBD	mA		
ACTIVE POWER-DOWN STANDBY CURRENT: C Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = LC	•	Idd3p	TBD	TBD	TBD	mA	32
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE One bank; Active-Precharge; ${}^{t}RC = {}^{t}RAS$ (MAX DQ, DM and DQS inputs changing twice per c and other control inputs changing once per c	(); <sup>t</sup> CK = <sup>t</sup> CK (MIN); lock cycle; Address	Idd3n	TBD	TBD	TBD	mA	22
OPERATING CURRENT: Burst = 2; Reads; Conti One bank active; Address and control inputs o clock cycle; <sup>t</sup> CK = <sup>t</sup> CK (MIN); Iout = 0mA		Idd4r	TBD	TBD	TBD	mA	
OPERATING CURRENT: Burst = 2; Writes; Cont One bank active; Address and control inputs of clock cycle; ${}^{t}CK = {}^{t}CK(MIN)$ ; DQ, DM and DO changing twice per clock cycle	Idd4w	TBD	TBD	TBD	mA		
AUTO REFRESH CURRENT	IDD5a	TBD	TBD	TBD	mA	22	
	<sup>t</sup> RFC = 7.8µs	Idd5b	TBD	TBD	TBD	mA	27
SELF REFRESH CURRENT: CKE $\leq$ 0.2V	Standard	IDD6	TBD	TBD	TBD	mA	11



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 1-5,14-17,33,40; notes on pages 46-49) (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; VDDQ = +2.5V ±0.125V, VDD = +2.5V ±0.125V)

ACCHARACTERISTICS			-3	33	-	4	-	5		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQs from CK/CK#		<sup>t</sup> AC	-0.6	+0.6	-0.7	+0.7	-0.7	+0.7	ns	
CK high-level width		<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK	30
CK low-level width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK	30
Clock cycle time	CL = 5	<sup>t</sup> CK(5)	3.3	8	-	-	-	-	ns	
,	<sup>t</sup> CK(4)	4	8	4	8	-	-	ns		
	<sup>t</sup> CK(3)	-	-	5	8	5	8	ns		
	CL = 2	<sup>t</sup> CK(2)	-	-	-	-	8	8	ns	
Auto precharge write recovery plus precha	arge time	<sup>t</sup> DAL	6		6		6		<sup>t</sup> CK	
DQ and DM input hold time relative to DQ		<sup>t</sup> DH	0.45		0.45		0.45		ns	26, 31
DQ and DM input setup time relative to D		<sup>t</sup> DS	0.45		0.45		0.45		ns	26, 31
DQ and DM input pulse width (for each inp	ut)	<sup>t</sup> DIPW	1.25		1.25		1.25		ns	31
Access window of DQS from CK/CK#	-	<sup>t</sup> DQSCK	-0.6	+0.6	-0.7	+0.7	-0.7	+0.7	ns	
DQS input high pulse width		<sup>t</sup> DQSH	0.4		0.4		0.4		<sup>t</sup> CK	
DQS input low pulse width		<sup>t</sup> DQSL	0.4		0.4		0.4		<sup>t</sup> CK	
DQS-DQ skew, DQS to last DQ valid, per grou	ip, per access	<sup>t</sup> DQSQ		0.4		0.45		0.45	ns	25, 26
Write command to first DQS latching tran		<sup>t</sup> DQSS	0.8	1.2	0.8	1.2	0.8	1.2	<sup>t</sup> CK	
DQS falling edge to CK rising - setup time		tDSS	0.25		0.25		0.25		<sup>t</sup> CK	
DQS falling edge from CK rising - hold tim		<sup>t</sup> DSH	0.25		0.25		0.25		<sup>t</sup> CK	
Half clock period		tHP	<sup>t</sup> CH, <sup>t</sup> CL		<sup>t</sup> CH, <sup>t</sup> CL		<sup>t</sup> CH, <sup>t</sup> CL		ns	34
Data-out high-impedance window from CK/	CK#	tHZ	-0.5		-0.5		-0.5		ns	18
Data-out low-impedance window from CK/0		tLZ	-0.5		-0.5		-0.5		ns	18
Address and control input hold time		tIH	0.9		0.9		0.9		ns	14
Address and control input setup time		tIS	0.9		0.9		0.9		ns	14
Address and control input pulse width		tIPW	2		2		2		ns	
LOAD MODE REGISTER command cycle tim	e	<sup>t</sup> MRD	2		2		2		<sup>t</sup> CK	
Power-DownRecoveryTime		<sup>t</sup> PDIX	1 <sup>t</sup> CK		1 <sup>t</sup> CK		1 <sup>t</sup> CK		ns	25, 26
2			+ <sup>t</sup> IS		+ <sup>t</sup> IS		+ <sup>t</sup> IS			34
DQ-DQS hold, DQS to first DQ to go non-vali	d, per access	tQH	tHP		tHP		tHP		ns	25, 26
-			-0.4ns		-0.4ns		-0.4ns			34
ACTIVE to PRECHARGE command		<sup>t</sup> RAS	40	120,000		120,000		120,000	ns	35
ACTIVE to ACTIVE/AUTO REFRESH command	period	<sup>t</sup> RC	56		56		58		ns	
AUTO REFRESH command period		tRFC	62		62		62		ns	
REFRESH to REFRESH command interval`		tREFC		NA		NA		NA	μs	23
Average periodic refresh interval		tREFI		7.8		7.8		7.8	μs	23
ACTIVE to READ delay		<sup>t</sup> RCDR	16		16		20		ns	
ACTIVE to WRITE delay		<sup>t</sup> RCDW	10		10		10		ns	
PRECHARGE command period		tRP	16		16		20		ns	
DQS Read preamble		tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	<sup>t</sup> CK	
DQS Read postamble		tRPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK	
ACTIVE bank a to ACTIVE bank b command		<sup>t</sup> RRD	3		3		2		<sup>t</sup> CK	42
Terminating voltage delay to VDD		tVTD							ns	
DQS Write preamble		tWPRE	0.25		0.25		0.25		<sup>t</sup> CK	
DQS Write preamble setup time		tWPRES	0		0		0		ns	20, 21
DQS Write postamble	DQS Write postamble			0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK	19
Write recovery time	<sup>t</sup> WPST <sup>t</sup> WR	0.4 3		3		2		<sup>t</sup> CK		
Internal WRITE to READ command delay	tWTR	1		1		1		<sup>t</sup> CK		
Exit SELF REFRESH to non-READ command	<sup>t</sup> XSNR	66		66		66		ns		
Exit SELF REFRESH to READ command		<sup>t</sup> XSRD	200		200		200		<sup>t</sup> CK	
Data valid output window	-		DQSQ		DQSQ		DQSQ	ns	25	


# Micron

### ADVANCE

# 128Mb: x32 DDR SDRAM

### NOTES

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is IV/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed ±2 percent of the DC value. Thus, from VDDQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 8. VID is the magnitude of the difference between the input level on CK and the input level on CK#.
- 9. The value of VIX is expected to equal VDDQ/2 of the transmitting device and must track variations in the DC level of the same.
- 10. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 5 for -33, CL = 4 for -4, and CL = 3 for -5. Outputs are open during IDD measurments.
- 11. Enables on-chip refresh and address counters.
- 12. IDD specifications are tested after the device is properly initialized.

- 13. This parameter is sampled. VDD =  $+2.5V \pm 0.125V$ , VDDQ =  $+2.5V \pm 0.125V$ , VREF = VSS, f = 100 MHz, T<sub>A</sub> = 25°C, VOUT(DC) = VDDQ/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 14. Command/Address input slew rate = 1V/ns. If the slew rate is less than 0.3V/ns, timing is no longer referenced to the mid-point but to the VIL(AC) maximum and VIH(AC) minimum points.If the slew rate exceeds 3V/ns, functionality is uncertain.
- 15. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 16. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes,  $CKE \le 0.3 \text{ x VDDQ}$  is recognized as LOW.
- 17. The output timing reference level, as measured at the timing reference point indicated in Note 3, isVTT.
- 18. <sup>t</sup>HZ and <sup>t</sup>LZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 19. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 20. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on <sup>t</sup>DQSS.
- 22. MIN (<sup>t</sup>RC or <sup>t</sup>RFC) for IDD measurements is the smallest multiple of <sup>t</sup>CK that meets the minimum absolute value for the respective parameter. <sup>t</sup>RAS MAX for IDD measurements is the largest multiple of <sup>t</sup>CK that meets the maximum absolute value for <sup>t</sup>RAS.
- 23. The refresh period 32ms. This equates to an average refresh rate of 7.8µs.



# 128Mb: x32 DDR SDRAM


### **NOTES (continued)**

- 24. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.
- 25. The valid data window is derived by achieving other specifications - <sup>t</sup>HP (<sup>t</sup>CK/2), <sup>t</sup>DQSQ, and<sup>t</sup>QH [<sup>t</sup>HP - 0.4ns (-3), <sup>t</sup>HP - 0.4ns (-4) or <sup>t</sup>HP -0.5ns (-4)]. The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
- 26. Referenced to each output group: DQS with DQ0-DQ31
- 27. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (<sup>t</sup>RFC [MIN]) else CKE is LOW (i.e., during standby).
- 28. The DC values define where the input slew rate requirements are imposed, and the input signal must not violate these levels in order to maintain

a valid level. The inputs require the AC value to be achieved during signal transition edge and the driver should achieve the same slew rate through the AC values.

- 29. The Input capacitance per pin group will not differ by more than this maximum amount for any given device..
- 30. CK and CK# input slew rate must be  $\geq$  1V/ns.
- 31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing is no longer referenced to the mid-point but to the VIL(AC) maximum and VIH(AC) minimum points.
- 32. Vdd must not vary more than 4% if CKE is not active while any bank is active.
- 33. The clock is allowed up to  $\pm 150$  ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 34. <sup>t</sup>HP (MIN) is the lesser of <sup>t</sup>CL minimum and <sup>t</sup>CH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.

#### DERATING DATA VALID WINDOW (<sup>t</sup>QH - <sup>t</sup>DQSQ)



128Mb: x32


**DDR SDRAM** 



# **NOTES (continued)**


- 35. READs and WRITEs with autoprecharge are not allowed to be issued until <sup>t</sup>RAS (MIN) can be satisfied prior to the internal precharge command being issued.
- 36. Impedance Matched Drive Curves:
  - a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures A
  - b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figures A.
  - c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures B.
  - d) The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figures B.

### Figure A Pull-Down Characteristics



- e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current will not exceed 1.7, for device drain-to-source voltages from 0 to VDDQ/2.
- f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity  $\pm 30\%$ , for device drain-to-source voltages from 0 to VDDQ/2.
- 37. Reduced Output Drive Curves:
  - a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures C and D.
  - b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figures C and D.
  - c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figures C and D.

### Figure B Pull-Up Characteristics






# 128Mb: x32 DDR SDRAM

### **NOTES (continued)**


- d) The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of FiguresC and C.
- e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current will not exceed 1.7, for device drain-to-source voltages from 0 to VDDQ/2.
- f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity  $\pm 30\%$ , for device drain-to-source voltages from 0 to VDDQ/2.
- 38. The voltage levels used are derived from the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.

- 39. VIH overshoot: VIH (MAX) = VDDQ+1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL (MIN) = -1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 40. All speed grades support CL 2, 3, 4, and 5 but only the speed grades listed in the AC timing tables are tested.
- 41. The DLL must be reset when changing the frequency.
- 42. VDD and VDDQ must track each other.



**Figure C** 







128Mb: x32 DDR SDRAM

### **IMPEDANCE MATCH OUTPUT DRIVE CHARACTERISTICS**

	PL	JLL-DOWN C	URRENT (m	A)		PULL-UP CU	RRENT (mA)	
VOLTAGE (V)	NOMINAL LOW	NOMINAL HIGH	MINIMUM	MAXIMUM	NOMINAL LOW	NOMINAL HIGH	MINIMUM	ΜΑΧΙΜυΜ
0.1			3.4	4.98			-1.18	-2.56
0.2			6.34	9.52			-2.33	-4.99
0.3			9.0	13.7			-3.64	-7.5
0.4			11.4	17.6			-5.08	-10.1
0.5			13.5	21.3			-6.64	-12.7
0.6			15.3	24.7			-8.3	-15.3
0.7			16.9	27.8			-10.0	-18.0
0.8			18.3	30.6			-11.8	-20.7
0.9			19.4	33.2			-13.7	-23.4
1.0			20.3	35.5			-15.6	-26.1
1.1			21.0	37.4			-17.5	-28.9
1.2			21.6	39.1			-19.5	-31.6
1.3			22.1	40.6			-21.5	-34.4
1.4			22.5	41.7			-23.6	-37.1
1.5			22.9	42.7			-25.6	-39.9
1.6			23.2	43.5			-27.7	-42.6
1.7			23.5	44.1			.29.8	-45.3
1.8			23.8	44.7			-31.9	-48.1
1.9			24.0	45.2			.34.1	-50.8



128Mb: x32 DDR SDRAM


# **REDUCED OUTPUT DRIVE CHARACTERISTICS**

	PL	JLL-DOWN C	URRENT (m	A)		PULL-UP CU	RRENT (mA)	
VOLTAGE (V)	NOMINAL LOW	NOMINAL HIGH	MINIMUM	ΜΑΧΙΜυΜ	NOMINAL LOW	NOMINAL HIGH	MINIMUM	ΜΑΧΙΜυΜ
0.1	3.3	3.7	2.5	4.8	-3.3	-4.1	-2.5	-4.9
0.2	6.6	7.3	5.0	9.4	-6.6	-7.8	-5.0	-9.7
0.3	9.8	10.9	7.4	14.0	-9.8	-11.4	-7.4	-14.5
0.4	13.0	14.4	10.0	18.3	-12.9	-14.9	-10.0	-19.2
0.5	16.1	17.8	12.4	22.6	-16.1	-18.4	-12.4	-23.9
0.6	18.7	21.1	14.9	26.7	-18.5	-21.9	-14.9	-28.4
0.7	21.3	23.9	17.4	30.7	-20.5	-25.3	-17.4	-32.9
0.8	23.6	26.9	19.9	34.1	-22.2	-28.7	-19.5	-37.3
0.9	25.6	29.8	21.4	37.7	-23.6	-32.1	-20.6	-41.7
1.0	27.7	32.6	23.0	41.2	-24.8	-35.4	-20.9	-46.0
1.1	29.2	35.2	24.2	44.5	-25.8	-38.6	-21.1	-50.2
1.2	30.3	37.7	25.0	47.7	-26.6	-41.9	-21.2	-54.3
1.3	31.3	40.1	25.4	50.7	-27.0	-45.2	-21.3	-58.4
1.4	32.0	42.4	25.6	53.5	-27.2	-48.4	-21.4	-62.4
1.5	32.5	44.4	25.8	56.0	-27.4	-51.6	-21.5	-66.4
1.6	32.7	46.4	25.9	58.6	-27.5	-54.7	-21.6	-70.4
1.7	32.9	48.1	26.2	60.6	-27.6	-57.8	-21.7	-73.8
1.8	33.2	49.8	26.4	62.6	-27.7	-60.7	-21.8	-77.8
1.9	33.5	51.5	26.5	64.6	-27.8	-64.1	-21.8	-81.3
2.0	33.8	52.5	26.7	66.6	-27.9	-67.0	-21.9	-84.7
2.1	33.9	53.5	26.8	68.3	-28.0	-69.8	-21.9	-88.1
2.2	34.2	54.5	26.9	69.9	-28.1	-72.7	-22.0	-91.6
2.3	34.5	55.0	27.0	71.5	-28.2	-75.6	-22.0	-95.0
2.4	34.6	55.5	27.0	72.9	-28.2	-78.4	-22.1	-97.9
2.5	34.9	56.0	27.1	74.1	-28.3	-81.3	-22.2	-101.3

NOTE: The above characteristics are specified under best, worst, and nominal process variation/conditions.








- **NOTE:** 1. DQs transitioning after DQS transition define <sup>t</sup>DQSQ window. DQS transitions at T2 and at T2n are an "early DQS," at T3 is a "nominal DQS," and at T3n is a "late DQS."
  - 2. <sup>t</sup>DQSQ is derived at each DQS clock edge and is not cumulative over time and begins with DQS transition and ends with the last valid transition of DQs .
  - 3. <sup>t</sup>QH is derived from <sup>t</sup>HP: <sup>t</sup>QH = <sup>t</sup>HP
  - 4. <sup>t</sup>HP is the lesser of <sup>t</sup>CL or <sup>t</sup>CH clock transition collectively when a bank is active.
  - 5. The data valid window is derived for each DQS transitions and is defined as <sup>t</sup>QH minus <sup>t</sup>DQSQ.
  - 6. DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, DQ7, DQ8, DQ9, DQ10, DQ11, DQ13, DQ14, DQ15, DQ16, DQ17, DQ18, DQ19 DQ20, DQ21, DQ22, DQ23, DQ24, DQ25, DQ26, DQ27, DQ28, DQ29, DQ30, or DQ31.



128Mb: x32 DDR SDRAM


Figure 28b Data Output Timing – <sup>t</sup>DQSQ, <sup>t</sup>QH and Data Valid Window for FBGA Package



- NOTE: 1. DQs transitioning after DQS transition define <sup>t</sup>DQSQ window. LDQS defines the lower byte and UDQS defines the upper byte.
  - 2. DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, or DQ7.
  - 3. <sup>t</sup>DQSQ is derived at each DQS clock edge and is not cumulative over time and begins with DQS transition and ends with the last valid transition of DQs.
- 4.  $^{t}QH$  is derived from  $^{t}HP$ :  $^{t}QH = ^{t}HP ^{t}QHS$ .
- 5. <sup>t</sup>HP is the lesser of <sup>t</sup>CL or <sup>t</sup>CH clock transition collectively when a bank is active.
- 6. The data valid window is derived for each DQS transition and is <sup>t</sup>QH minus <sup>t</sup>DQSQ.
- 7. DQ8, DQ9, DQ10, D11, DQ12, DQ13, DQ14, or DQ15.
- 8. DQ16, DQ17, DQ18, D19, DQ20, DQ21, DQ22, or DQ23.
- 9. DQ24, DQ25, DQ26, D26, DQ28, DQ29, DQ30, or DQ31.



128Mb: x32 DDR SDRAM





#### NOTE: 1. <sup>t</sup>DQSCK is the DQS output window relative to CK and is the long term component of DQS skew. 2. DQs transitioning after DQS transition define <sup>t</sup>DQSQ window.

All DQs must transition by <sup>t</sup>DQSQ after DQS transitions, regardless of <sup>t</sup>AC.

Figure 30

- 4. <sup>t</sup>AC is the DQ output window relative to CK, and is the long term component of DQ skew.
- 5.  $t_{LZ(MIN)}$  and  $t_{AC(MIN)}$  are the first valid signal transition.
- 6.  $^{t}HZ(MAX, and {}^{t}AC(MAX)$  are the latest valid signal transition.
- 7. READ command with CL = 2 issued at T0.








128Mb: x32 DDR SDRAM

# Figure 31 Input Voltage Waveform





128Mb: x32

**DDR SDRAM** 

BA

DON T CARE

tRFC5



VDD ///

VDDQ

VTT<sup>1</sup> VREF

CK# ск

COMMAND<sup>6</sup>

DM

A8 '////

BA0, BA1 7

DQS

DQ

tVTD Tf0 Ta0 Tb0 Tc0 Td0 Te0 т0 Т1 tCL <sup>t</sup>CH tCK) tΙΗ tIS LVCMOS CKE LOW LEVEL tis tн ACT<sup>5</sup> PRE LMR NOP LMR PRF AR AR ٩s ţн A0-A7, A9-A11 7///// CODE CODE RA ٩s ŧн ALL BANKS CODE RA CODE tıs ٩s ŧн ŧн ٩S ţн

# **INITIALIZE AND LOAD MODE REGISTERS**

NOTE: 1. Vττ is not applied directly to the device; however, <sup>t</sup>VTD must be greater than or equal to zero to avoid device latch-up.

tRP

2. Although not required by the Micron device, JEDEC specifies resetting the DLL with A8 = H.

High-Z

High-Z

<u>-</u>{}-T = 200 s

Power-up:

VDD and

CK stable

3. <sup>†</sup>MRD is required before any command can be applied, and 200 cycles of CK are required before a READ command can be issued.

Load Extended

Mode Register

The two AUTO REFRESH commands at Ta0 and Td0 may be applied after the LOAD MODE REGISTER (LMR) command at Ta0.
 Although not required by the Micron device, JEDEC specifies issuing another LMR command (A8 = L) prior to activating any bank.

<sup>t</sup>MRD

tMRD

<sup>t</sup>RP

200 cycles of CK<sup>3</sup>

6. PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row Address, BA = Bank Address

Load Mode Register<sup>2</sup>

#### **TIMING PARAMETERS**

	-33		-4		-,		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CK (5)	3	8	-		-	-	ns
<sup>t</sup> CK (4)	4	8	4	8	-	-	ns
<sup>t</sup> CK (3)	-	-	5	8	5	8	ns


	-3	-33		-4		-5		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
tIH	0.9		0.9		0.9		ns	
<sup>t</sup> IS	0.9		0.9		0.9		ns	
<sup>t</sup> MRD	2		2		2		<sup>t</sup> CK	
<sup>t</sup> RFC	62		62		62		ns	
<sup>t</sup> RP	16		16		20		ns	
<sup>t</sup> VTD	0		0		0		ns	

<sup>t</sup>RFC



128Mb: x32 DDR SDRAM

### **POWER-DOWN MODE**



- **NOTE**: 1. If this command is a PRECHARGE (or if the device is already in the idle state), then the power-down mode shown is precharge power-down. If this command is an ACTIVE (or if at least one row is already active), then the power-down mode shown is active power-down.
  - 2. No column accesses are allowed to be in progress at the time power-down is entered.


	-33		-4		-		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CK (5)	3.3	8	-	-	-	-	ns
<sup>t</sup> CK (4)	4	8	4	8	-	-	ns

	-33		-4		-		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CK (3)	-	-	-	-	5	8	ns
tIH	0.9		0.9		0.9		ns
tIS	0.9		0.9		0.9		ns
<sup>t</sup> PDIX	1 <sup>t</sup> CK		1 <sup>t</sup> CK		1 <sup>t</sup> CK		ns
	+ <sup>t</sup> IS		+ <sup>t</sup> IS		+ <sup>t</sup> IS		



# 128Mb: x32 **DDR SDRAM**

### **AUTO REFRESH MODE**



DON T CARE

- NOTE: 1. PRE = PRECHARGE, ACT = ACTIVE, AR = AUTO REFRESH, RA = Row Address, BA = Bank Address.
  - 2. NOP commands are shown for ease of illustration; other valid commands may be possible at these times.
  - 3. Don t Care if A8 is HIGH at this point; A8 must be HIGH if more than one bank is active (i.e., must precharge all active banks).


  - DM, DQ and DQS signals are all Don't Care /High-Z for operations shown.
     The second AUTO REFRESH is not required and is only shown as an example of two back-to-back AUTO REFRESH commands.

	-33		-4		-		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CK (5)	3.3	8	-	-	-	-	ns
<sup>t</sup> CK (4)	4	8	4	8	-	-	ns

	-3	3	-4		-!		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CK (3)	-	-	-	-	5	8	ns
tIH	0.9		0.9		0.9		ns
<sup>t</sup> IS	0.9		0.9		0.9		ns
<sup>t</sup> RFC	62		62		62		ns
<sup>t</sup> RP	16		16		20		ns



### **SELF REFRESH MODE**



DON T CARE

- NOTE: 1. Clock must be stable before exiting self refresh mode.
  - 2. Device must be in the all banks idle state prior to entering self refresh mode.
  - 3. <sup>t</sup>XSNR is required before any non-READ command can be applied, and <sup>t</sup>XSRD (200 cycles of CK) is required before a READ command can be applied.
  - 4. AR = AUTO REFRESH command.


	-33		-33 -4		-		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CK (5)	3.3	8	-	-	-	-	ns
<sup>t</sup> CK (4)	4	8	4	8	-	-	ns
<sup>t</sup> CK (3)	-	-	5	8	5	8	ns

	-33		-4		-5		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tIH	0.9		0.9		0.9		ns
tIS	0.9		0.9		0.9		ns
<sup>t</sup> RP	16		16		20		ns
<sup>t</sup> XSNR	66		66		66		ns
<sup>t</sup> XSRD	200		200		200		<sup>t</sup> CK



128Mb: x32 **DDR SDRAM** 

# **BANK READ – WITHOUT AUTO PRECHARGE**



**NOTE:** 1. DO n = data-out from column n; subsequent elements are provided in the programmed order.

2. Burst length = 4 in the case shown.

Baist teliger – 4 in the case shot
 Disable auto precharge.
 "Don't Care" if A8is HIGH at T5.

5. PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address.


6. NOP commands are shown for ease of illustration; other commands may be valid at these times.

7. The PRECHARGE command can only be applied at T5 if <sup>t</sup>RAS minimum is met.



128Mb: x32 DDR SDRAM

### **BANK READ – WITH AUTO PRECHARGE**



**NOTE:** 1. DO n = data-out from column n; subsequent elements are provided in the programmed order.

2. Burst length = 4 in the case shown.

3. Enable auto precharge.


4. ACT = ACTIVE, RA = Row Address, BA = Bank Address.

5. NOP commands are shown for ease of illustration; other commands may be valid at these times.

6. The READ command can only be applied at T3 if <sup>t</sup>RAS minimum is met by T5.



128Mb: x32 DDR SDRAM



### **BANK WRITE – WITHOUT AUTO PRECHARGE**

**NOTE:** 1. DI n = data-out from column n; subsequent elements are provided in the programmed order.

2. Burst length = 4 in the case shown.

3. Disable auto precharge.

4. "Don't Care" if A8 is HIGH at T8.

5. PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address.

6. NOP commands are shown for ease of illustration; other commands may be valid at these times.

7. <sup>t</sup>DSH is applicable during <sup>t</sup>DQSS (MIN) and is referenced from CK T4 or T5.

8. <sup>t</sup>DSS is applicable during <sup>t</sup>DQSS (MAX) and is referenced from CK T5 or T6.


	-3	-33		-4		-5	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CK (5)	3.3	8	-	-	-	-	ns
<sup>t</sup> CK (4)	4	8	4	8	-	-	ns
<sup>t</sup> CK (3)	-	-	5	8	5	8	ns
<sup>t</sup> DH	0.45		0.45		0.45		ns
<sup>t</sup> DS	0.45		0.45		0.45		ns
<sup>t</sup> DQSH	0.4		0.4		0.4		<sup>t</sup> CK
<sup>t</sup> DQSL	0.4		0.4		0.4		<sup>t</sup> CK
<sup>t</sup> DQSS	0.8	1.2	0.8	1.2	0.8	1.2	<sup>t</sup> CK

	-3	33	-	4	-5		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> DSS	0.25		0.25		0.25		<sup>t</sup> CK
<sup>t</sup> DSH	0.25		0.25		0.25		<sup>t</sup> CK
tIH	0.9		0.9		0.9		ns
<sup>t</sup> IS	0.9		0.9		0.9		ns
<sup>t</sup> RAS	40	120,000	40	120,000	40	120,000	ns
<sup>t</sup> RCDW	10		10		10		ns
<sup>t</sup> RP	16		16		20		ns
tWPRE	0.25		0.25		0.25		<sup>t</sup> CK
tWPRES	0		0		0	0	ns
tWPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK
<sup>t</sup> WR	3		3		2		<sup>t</sup> CK



128Mb: x32 **DDR SDRAM** 

### **BANK WRITE – WITH AUTO PRECHARGE**



**NOTE:** 1. DI n = data-out from column n; subsequent elements are provided in the programmed order.


- 2. Burst length = 4 in the case shown.
   3. Enable auto precharge.
- 4. ACT = ACTIVE, RA = Row Address, BA = Bank Address.
- 5. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 6. <sup>t</sup>DSH is applicable during <sup>t</sup>DQSS(MIN) and is referenced from CK T4 or T5.
- 7. <sup>t</sup>DSS is applicable during <sup>t</sup>DQSS (MAX) and is referenced from CK T5 or T6.

	-3	-33		-4		-5	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CK (5)	3.3	8	-	-	-	-	ns
<sup>t</sup> CK (4)	4	8	4	8	-	-	ns
<sup>t</sup> CK (3)	-	-	5	8	5	8	ns
<sup>t</sup> DH	0.45		0.45		0.45		ns
<sup>t</sup> DS	0.45		0.45		0.45		ns
<sup>t</sup> DQSH	0.4		0.4		0.4		<sup>t</sup> CK
<sup>t</sup> DQSL	0.4		0.4		0.4		<sup>t</sup> CK
<sup>t</sup> DQSS	0.8	1.2	0.8	1.2	0.8	1.2	<sup>t</sup> CK

	-3	33	-	4	-5		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> DSS	0.25		0.25		0.25		<sup>t</sup> CK
<sup>t</sup> DSH	0.25		0.25		0.25		<sup>t</sup> CK
tIH	0.9		0.9		0.9		ns
<sup>t</sup> IS	0.9		0.9		0.9		ns
<sup>t</sup> RAS	40	120,000	40	120,000	40	120,000	ns
<sup>t</sup> RCDW	10		10		10		ns
<sup>t</sup> RP	16		16		20		ns
tWPRE	0.25		0.25		0.25		<sup>t</sup> CK
tWPRES	0		0		0		ns
tWPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK
<sup>t</sup> WR	3		3		2		<sup>t</sup> CK



### WRITE – DM OPERATION



**NOTE:** 1. DI n = data-out from column n; subsequent elements are provided in the programmed order.

- 2. Burst length = 4 in the case shown.
- 3. Disable auto precharge.
- 4. "Don't Care" if A8 is HIGH at T8.
- 5. PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address.
- 6. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 7. <sup>t</sup>DSH is applicable during <sup>t</sup>DQSS (MIN) and is referenced from CK T4 or T5.
- 8. <sup>t</sup>DSS is applicable during <sup>t</sup>DQSS (MAX) and is referenced from CK T5 or T6.
- 9. <sup>t</sup>DS and <sup>t</sup>DH are referanced from DQS


	-3	3	-4		-5		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK
<sup>t</sup> CK (5)	3.3	8	-	-	-	-	ns
<sup>t</sup> CK (4)	4	8	4	8	-	-	ns
<sup>t</sup> CK (3)	-	-	5	8	5	8	ns
<sup>t</sup> DH	0.45		0.45		0.45		ns
<sup>t</sup> DS	0.45		0.45		0.45		ns
<sup>t</sup> DQSH	0.4		0.4		0.4		<sup>t</sup> CK
<sup>t</sup> DQSL	0.4		0.4		0.4		<sup>t</sup> CK
<sup>t</sup> DQSS	0.8	1.2	0.8	1.2	0.8	1.2	<sup>t</sup> CK

	-3	33	-4 -5				
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
<sup>t</sup> DSS	0.25		0.25		0.25		<sup>t</sup> CK
<sup>t</sup> DSH	0.25		0.25		0.25		<sup>t</sup> CK
ЧН	0.9		0.9		0.9		ns
tIS	0.9		0.9		0.9		ns
<sup>t</sup> RAS	40	120,000	40	120,000	40	120,000	ns
<sup>t</sup> RCDW	10		10		10		ns
<sup>t</sup> RP	16		16		20		ns
tWPRE	0.25		0.25		0.25		<sup>t</sup> CK
tWPRES	0		0		0		ns
tWPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK
<sup>t</sup> WR	3		3		2		<sup>t</sup> CK



128Mb: x32 DDR SDRAM

### **100-PIN PLASTIC TQFP**




**NOTE:** 1. All dimensions in millimeters

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



128Mb: x32 DDR SDRAM

### **144-BALL FBGA**





8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron the M logo are registered trademarks and the Micron logo is a trademark of Micron Technology, Inc.