

Data Sheet August 30, 2006 FN8168.4

Quad Digital Controlled Potentiometers (XDCP™)

FEATURES

- · Four potentiometers in one package
- 256 resistor taps/pot-0.4% resolution
- · 2-wire serial interface
- Wiper resistance, 40Ω typical @ V+ = 5V, V- = -5V
- Four nonvolatile data registers for each pot
- Nonvolatile storage of wiper position
- Standby current <5µA max (total package)
- Power supplies
 - $-V_{CC} = 2.7V \text{ to } 5.5V$
 - -V+ = 2.7V to 5.5V
 - —V- = -2.7V to -5.5V
- 100k Ω , 50k Ω total pot resistance
- High reliability
 - -Endurance 100,000 data changes per bit per register
- —Register data retention 100 years
- 24 Ld SOIC, 24 Ld TSSOP
- Dual supply version of X9259
- Pb-free plus anneal available (No HS compliant)


DESCRIPTION

The X9258 integrates digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-wire bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and 4 nonvolatile Data Registers (DR0:DR3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Power up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

com/Intersil **BLOCK DIAGRAM**



Ordering Information

PART NUMBER	PART MARKING	V _{CC} LIMITS	POTENTIOMETER ORGANIZATION (kΩ)	TEMPERATURE RANGE (°C)	PACKAGE	PKG. DWG. #
X9258US24*	X9258US	5 ±10	50	0 to 70	24 Ld SOIC (300 mil)	M24.3
X9258US24Z* (Note)	X9258US Z	=		0 to 70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258US24I*	X9258US I			-40 to 85	24 Ld SOIC (300 mil)	M24.3
X9258US24IZ* (Note)	X9258US ZI			-40 to 85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258UV24	X9258UV	=		0 to 70	24 Ld TSSOP (4.4mm)	MDP0044
X9258UV24I	X9258UV I			-40 to 85	24 Ld TSSOP (4.4mm)	MDP0044
X9258UV24IZ (Note)	X9258UV ZI			-40 to 85	24 Ld TSSOP (4.4mm) (Pb-free)	MDP0044
X9258TS24	X9258TS	=	100	0 to 70	24 Ld SOIC (300 mil)	M24.3
X9258TS24Z (Note)	X9258TS Z			0 to 70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258TS24I	X9258TS I			-40 to 85	24 Ld SOIC (300 mil)	M24.3
X9258TS24IZ (Note)	X9258TS ZI	=		-40 to 85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258TV24I	X9258TV I	=		-40 to 85	24 Ld TSSOP (4.4mm)	MDP0044
X9258US24-2.7*	X9258US F	2.7 to 5.5	50	0 to 70	24 Ld SOIC (300 mil)	M24.3
X9258US24Z-2.7* (Note)	X9258US ZF	=		0 to 70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258US24I-2.7*	X9258US G	=		-40 to 85	24 Ld SOIC (300 mil)	M24.3
X9258US24IZ-2.7* (Note)	X9258US ZG			-40 to 85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258UV24-2.7	X9258UV F	DTI		f to 70	24 Ld TSSOP (4.4mm)	MDP0044
X9258UV24I-2.7 VV V	K924BUV G	UII	C.co	-40 to 85	24 La JS: OP (4 4m m)	MDP0044
X9258UV24IZ-2.7 (Note)	X9258UV ZG			-40 to 85	24 Ld TSSOP (4.4mm) (Pb-free)	MDP0044
X9258UV24Z-2.7 (Note)	X9258UV ZF			0 to 70	24 Ld TSSOP (4.4mm) (Pb-free)	MDP0044
X9258TS24-2.7*	X9258TS F		100	0 to 70	24 Ld SOIC (300 mil)	M24.3
X9258TS24Z-2.7* (Note)	X9258TS ZF	=		0 to 70	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258TS24I-2.7*	X9258TS G			-40 to 85	24 Ld SOIC (300 mil)	M24.3
X9258TS24IZ-2.7* (Note)	X9258TS ZG			-40 to 85	24 Ld SOIC (300 mil) (Pb-free)	M24.3
X9258TV24-2.7	X9258TV F			0 to 70	24 Ld TSSOP (4.4mm)	MDP0044
X9258TV24I-2.7	X9258TV G			-40 to 85	24 Ld TSSOP (4.4mm)	MDP0044
X9258TV24IZ-2.7 (Note)	X9258TV ZG			-40 to 85	24 Ld TSSOP (4.4mm) (Pb-free)	MDP0044
X9258TV24Z-2.7 (Note)	X9258TV ZF			0 to 70	24 Ld TSSOP (4.4mm) (Pb-free)	MDP0044

^{*}Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

PIN DESCRIPTIONS

Host Interface Pins

SERIAL CLOCK (SCL)

The SCL input is used to clock data into and out of the X9258.

SERIAL DATA (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

DEVICE ADDRESS (A₀ - A₃)

The Address inputs are used to set the least significant 4 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9258. A maximum of 16 devices may occupy the 2-wire serial bus.

Potentiometer Pins



The V_H/R_H and V_L/R_L inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

$V_W/R_W (V_{W0}/R_{W0} - V_{W3}/R_{W3})$

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.


Hardware Write Protect Input (WP)

The $\overline{\text{WP}}$ pin when low prevents nonvolatile writes to the Data Registers.

Analog Supplies V+, V-

The Analog Supplies V+, V- are the supply voltages for the DCP analog section.

PIN CONFIGURATION



PIN NAMES

Symbol	Description
SCL	Serial Clock
SDA	Serial Data
A0-A3	Device Address
VH0/RHC - VH3/FH3 VL0/RL0 - VL3 RL3	Potentiomet er Pins (termina eq livalent)
V _{W0} /R _{W0} - V _{W3} /R _{W3}	Potentiometers Pins (wiper equivalent)
WP	Hardware Write Protection
V+,V-	Analog Supplies
V _{CC}	System Supply Voltage
V_{SS}	System Ground
NC	No Connection (Allowed)

PRINCIPLES OF OPERATION

The X9258 is a highly integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the DCP potentiometers.

Serial Interface—2-Wire

The X9258 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers

and provide the clock for both transmit and receive operations. Therefore, the X9258 will be considered a slave device in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW periods (t_{LOW}). SDA state changes during SCL HIGH are reserved for indicating start and stop conditions.

Start Condition

All commands to the X9258 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH (t_{HIGH}). The X9258 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

Stop Condition

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH.

Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the slaces sturre eight of data. The transmitting device, enter the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9258 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9258 will respond with a final acknowledge.

Array Description

The X9258 is comprised of four resistor arrays. Each array contains 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (V_H/R_H and V_L/R_L inputs).


At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (V_W) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The 8 bits of the WCR are decoded to select, and enable, one of 256 switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the WCR. These data registers and the WCR can be read and written by the host system.

Device Addressing

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (refer to Figure 1). For the X9258 this is fixed as 0101[B].

Figure 1. Slave Address




The next four bits of the slave address are the device address. The physical device address is defined by the state of the A0 - A3 inputs. The X9258 compares the serial data stream with the address input state; a successful compare of all four address bits is required to the X 256 to respon with an acknowledge. The A₀ - A₃ in puts can be actively diver by CMOS input signals or tied to V_{CC} or V_{SS} .

Acknowledge Polling

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms nonvolatile write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9258 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9258 is still busy with the write operation no ACK will be returned. If the X9258 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.

ACK Polling Sequence



Register to a Wiper Counter Register is essentially a write to a static RAM. The response of the wiper to this action will be delayed t_{WRL}. A transfer from the Wiper Counter Register (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of t_{WR} to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, wherein the transfer occurs between all of the potentiometers and one of their associated registers.

Four instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9258; either between the host and one of the data registers or directly between the host

Four of the nine instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 3. These two-byte instructions

exchange data between the Wiper Counter Register


and one of the data registers. A transfer from a Data

complete. These instructions transfer data between the host and the X9258; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are: Read Wiper Counter Register (read the current wiper position of the selected pot), Write Wiper Counter Register (change current wiper position of the selected pot), Read Data Register (read the contents of the selected nonvolatile register) and Write Data Register (write a new value to the selected data register). The sequence of operations is shown in

Instruction Structure


The next byte sent to the X9258 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the two pots and when applicable they point to one of four associated registers. The format is shown below in Figure 2.

Figure 2. Instruction Byte Format



The four high order bits define the instruction. The next two bits (R1 and R0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last bits (P1, P0) select which one of the four potentiometers is to be affected by the instruction.

Figure 3. Two-Byte Instruction Sequence



The Increment/Decrement command is different from the other commands. Once the command is issued and the X9258 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse (t $_{\mbox{HIGH}}$) while SDA is HIGH, the selected wiper will move one resistor segment towards the V $_{\mbox{H}}$ terminal.

Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the V_L/R_L terminal. A detailed illustration of the sequence and timing for this operation are shown in Figures 5 and 6 respectively.

Table 1. Instruction Set

			In	stru	ction	Set			
Instruction	lз	l ₂	I ₁	I ₀	R ₁	R ₀	P ₁	P ₀	Operation
Read Wiper Counter Register	1	0	0	1	0	0	1/0	1/0	Read the contents of the Wiper Counter Register pointed to by P_1 - P_0
Write Wiper Counter Register	1	0	1	0	0	0	1/0	1/0	Write new value to the Wiper Counter Register pointed to by P ₁ - P ₀
Read Data Register	1	اوا	ויל	1	1/0	1/(<u>(0</u>	1/0	Read the contents of the Deta F egister pointed to by $P_1 - P_0$ and $R_1 - R_0$
Write Data Register	1	1	0	0	1/0	1/0	1/0	1/0	Write new value to the Data Register pointed to by P_1 - P_0 and R_1 - R_0
XFR Data Register to Wiper Counter Register	1	1	0	1	1/0	1/0	1/0	1/0	Transfer the contents of the Data Register pointed to by P_1 - P_0 and R_1 - R_0 to its associated Wiper Counter Register
XFR Wiper Counter Register to Data Register	1	1	1	0	1/0	1/0	1/0	1/0	Transfer the contents of the Wiper Counter Register pointed to by P_1 - P_0 to the Data Register pointed to by R_1 - R_0
Global XFR Data Registers to Wiper Counter Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by R_1 - R_0 of all four pots to their respective Wiper Counter Registers
Global XFR Wiper Counter Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Counter Registers to their respective data Registers pointed to by R_1 - R_0 of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	1/0	1/0	Enable Increment/decrement of the Control Latch pointed to by P ₁ - P ₀

Note: (1) 1/0 = data is one or zero

Figure 4. Three-Byte Instruction Sequence




Figure 5. Increment/Decrement Instruction Sequence




Figure 6. Increment/Decrement Timing Limits




Figure 7. Acknowledge Response from Receiver





Figure 8. Detailed Potentiometer Block Diagram Detailed Operation



All DCP potentiometers share the serial interface and share a common architecture. Each potentiometer has a Wiper Counter Register and four Data Registers. A detailed discussion of the register organization and array operation follows.

Wiper Counter Register

The X9258 contains four Wiper Counter Registers, one for each DCP potentiometer. The Wiper Counter Register can be envisioned as a 8-bit parallel and serial load counter with its outputs decoded to select

one of 256 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register instruction (parallel load); it can be modified one step at a time by the Increment/Decrement instruction. Finally, it is loaded with the contents of its data register zero (R0) upon power-up.

The WCR is a volatile register; that is, its contents are lost when the X9258 is powered-down. Although the register is automatically loaded with the value in R0 upon power-up, it should be noted this may be different from the value present at power-down.

Data Registers

Each potentiometer has four nonvolatile Data Registers. These can be read or written directly by the host and data can be transferred between any of the four Data Registers and the WCR. It should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, these registers can be used as regular memory locations that could possibly store system parameters or user preference data.

REGISTER DESCRIPTIONS

Data Registers, (8-Bit), Nonvolatile

WP7	WP6	WP5	WP4	WP3	WP2	WP1	WP0
NV	NV	NV	NV	NV	NV	NV	NV
(MSB)							(LSB)

Four 8-bit Data Registers for each DCP. (sixteen 8-bit registers in total).

 {D7~D0}: These bits are for general purpose not volatile data storage or for storage of up to four different wiper values. The contents of Data Register 0 are automatically moved to the wiper counter register on power-up.

Wiper Counter Register, (8-Bit), Volatile

W	P7 WF	P6 WP5	WP4	WP3	WP2	WP1	WP0
---	-------	--------	-----	-----	-----	-----	-----

Instruction Format

Notes: (1) "MACK"/"SACK": stands for the acknowledge sent by the master/slave.

- (2) "A3 \sim A0": stands for the device addresses sent by the master.
- (3) "X": indicates that it is a "0" for testing purpose but physically it is a "don't care" condition.
- (4) "I": stands for the increment operation, SDA held high during active SCL phase (high).
- (5) "D": stands for the decrement operation, SDA held low during active SCL phase (high).

Read Wiper Counter Register (WCR)

			1	A /\	A A	/\ A	,		ן	П	Т							N	n	/			1	١,		r		
S	devi	ce ty	ре	V	J€\	/il√€			D n	str	IC C	on	7	W	QR			Л	$\Pi_{\overline{I}}$	vip	e p	o si	ior	,,,		Ν	n	
Т	ide	ntifie	er	ac	ddre	esse	es	S A		орс	ode)	ad	ddre	esse	es	Α	(\$	sent	by	sla	ve (on S	SDA	4)	Δ	Т	
Α				۸	_	۸	۸	\overline{C}							Ъ	Б		W	W	W	W	W	W	W	W	\hat{c}		
R	0 1	0	1	A	A	A 1	Α	ĸ	1	0	0	1	0	0	1	٨	ĸ	Р	Р	Р	Р	Р	Р	Р	Р	ĸ	P	
Т				3	_	'	U	1							'	U	1	7	6	5	4	3	2	1	0	1	'	

Write Wiper Counter Register (WCR)

S T			e ty tifie	•			/ice		S A		stru opc	_		a	Wo ddre		es	S A	(se	ent		ata nas	,		SD	A)	S A	S
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	0	1	0	0	0	P 1	P 0	C K	W P 7	W P 6	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	C K	O P

Read Data Register (DR)

S		vice den	-	•		de\ ddre			S A			ode			and ddre			S	(8	sent			By ve		SDA	A)	M A	S
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C	1	0	1	1	R 1	R 0	P 1	P 0	C K	W P 7	W P 6	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	C	O P

Write Data Register (WR)

5	3	devic	e ty	ре		dev	/ice		S	in	stru	ıctio	on	DF	and	d W	CR	s			D	ata	Ву	te			S	Q	
1		ider	tifie	er	ac	ddre	ess	es	A	·	opc	ode	;	а	ddre	esse	s	A	(se	ent	by ı	mas	ster	on	SD	A)	Α	Т	HIGH-VOLTAGE
F	R	0 1	0	1	A 3	A 2	A 1	A 0	C K	1	1	0	0	R 1	R 0	P 1	P 0	C K	W P 7	W P 6	W P 5	W P 4	W P 3	W P 2	W P 1	W P O	C	O P	WRITE CYCLE

XFR Data Register (DR) to Wiper Counter Register (WCR)

S		vice den	-	-		dev ddre			SA			ode				d Wo		S A	S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	1	0	1	R 1	R 0	P 1	Р 0	C K	O P

XFR Wiper Counter Register (WCR) to Data Register (DR)

S T		vice den	•	•			/ice		S			ode				d Wo		S	S	HIGH-VOLTAGE
A R T	0	1	0	1	A 3	A 2	A 1	A 0	CK	1	1	1	0	R 1	R o	P 1	P 0	CK	\cup	WRITE CYCLE

Increment/Decrement Wiper Counter Register (WCR)

S T		evic den	•	٠ _	Á	dev	/ice		5	١г	7.	ictic de		Ca	W(ddre		S C	S	(s	incre ent	eme y	nt/c	dec ter	ren qn	nent SD	(A)	S	i	
A R T	0	1	0	1	A 3	A 2	A 1	A 0	CK	0	0	1	0	0	0	P 1	P 0	C K	/ / D	I/ D					I/ D	I/ D	O P	•	

Global XFR Data Register (DR) to Wiper Counter Register (WCR)


S T			e ty tifie			de\ ddre			S A			ode		a	D ddre	• •	es	S A	S T
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	0	0	0	1	R 1	R 0	0	0	C K	O P

Global XFR Wiper Counter Register (WCR) to Data Register (DR)


S		vice den	•	•			ice esse		S A			ictic ode		ac	D ddre	• •	es	S A	S	HIGH-VOLTAGE
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	0	0	0	R 1	R 0	0	0	C K	O P	WRITE CYCLE

<u>intersil</u>

SYMBOL TABLE



Guidelines for Calculating Typical Values of Bus Pull-Up Resistors



www.BDTIC.com/Intersil

ABSOLUTE MAXIMUM RATINGS

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on SDA, SCL or any addres	s input
with respect to V _{SS}	1V to +7V
Voltage on V+ (referenced to V _{SS})	10V
Voltage on V- (referenced to VSS)	10V
(V+) - (V-)	12V
Any V _H /R _H	V+
Any V _L /R _L	V-
Lead temperature (soldering, 10s)	+300°C
l _W (10s)	±15mA

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

Device	Supply Voltage (V _{CC}) Limits
X9258	5V ± 10%
X9258-2.7	2.7V to 5.5V

ANALOG CHARACTERISTICS

(Over recommended operating conditions unless otherwise stated.)

				Lin	nits		
Symbol	Paramete	r	Min.	Тур.	Max.	Unit	Test Conditions
	End to end resistance t	neral ce			± 2 0	% +	
	Power valing D		/ . (50	m W	25°C, each μot
I _W	Wiper current				±7.5	mA	Wiper current = ± 1mA
R_{W}	Wiper resistance		150	250	Ω	$I_W = \pm 1 \text{mA} @ V + = 3V, V - = -3V$	
R _W	Wiper resistance			40	100	Ω	I _W = ± 1mA @ V+ = 5V, V- = -5V
V+	Voltage on V+ Pin	X9258	+4.5		+5.5	V	
		X9258-2.7	+2.7		+5.5		
V-	Voltage on V- Pin	X9258	-5.5		-4.5	V	
		X9258 -2.7	-5.5		-2.7		
V _{TERM}	Voltage on any V _H /R _H	or V _L /R _L pin	V-		V+	V	
	Noise			-120		dBV	Ref: 1kHz
	Resolution (4)			0.6		%	
	Absolute linearity (1)				±1	MI ⁽³⁾	V _{w(n)(actual)} - V _{w(n)(expected)}
	Relative linearity (2)				±0.6	MI ⁽³⁾	$V_{w(n+1)} - [V_{w(n)+Ml}]$
	Temperature coefficient of R _{TOTAL} Ratiometric Temperature Coefficient			±300		ppm/°C	
					±20	ppm/°C	
C _H /C _L /C _W	Potentiometer Capacita	ance		10/10/25		pF	See Circuit #3

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

			Lin	nits		
Symbol	ymbol Parameter		Тур.	Max.	Unit	Test Conditions
I _{CC1}	V _{CC} supply current (Nonvolatile Write)		1		mA	f _{SCL} = 400kHz, SDA = Open, Other Inputs = V _{SS}
I _{CC2}	V _{CC} supply current (move wiper, write, read)			100	μA	$f_{SCL} = 400kHz$, SDA = Open, Other Inputs = V_{SS}
I _{SB}	V _{CC} current (standby)			5	μΑ	$SCL = SDA = V_{CC}$, Addr. = V_{SS}
ILI	Input leakage current			10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output leakage current			10	μA	V _{OUT} = V _{SS} to V _{CC}
V_{IH}	Input HIGH voltage	V _{CC} x 0.7		V _{CC} + 0.1	V	
V _{IL}	Input LOW voltage	-0.5		V _{CC} x 0.3	V	
V _{OL}	Output LOW voltage			0.4	V	I _{OL} = 3mA

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
- (3) MI = RTOT/255 or $(V_H/R_H-V_L/R_L)/255$, single pot
- (4) Max. = all four arrays cascaded together, Typical = individual array resolutions.

ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit						
Minimum endurance	100,000	Data changes per bit per register						
Data retention	T (%)	om/nters						

CAPACITANCE

Symbol	Test	Max.	Unit	Test Conditions
C _{I/O} ⁽⁵⁾	Input/output capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN} ⁽⁵⁾	Input capacitance (A0, A1, A2, A3, and SCL)	6	pF	V _{IN} = 0V

POWER-UP TIMING

Symbol	Parameter	Min.	Max.	Unit
t _{PUR} (6)	Power-up to initiation of read operation		1	ms
t _{PUW} ⁽⁶⁾	Power-up to initiation of write operation		5	ms
t _R V _{CC} ⁽⁷⁾	V _{CC} Power up ramp	0.2	50	V/ms

POWER UP AND DOWN REQUIREMENT

The are no restrictions on the sequencing of the bias supplies V_{CC} , V_{+} , and V_{-} provided that all three supplies reach their final values within 1msec of each other. At all times, the voltages on the potentiometer pins must be less than V_{+} and more than V_{-} . The recall of the wiper position from nonvolatile memory is not in effect until all supplies reach their final value. The V_{CC} ramp rate spec is always in effect.

Notes: (5) This parameter is periodically sampled and not 100% tested.


- (6) tpUR and tpUW are the delays required from the time the third (last) power supply (V_{CC}, V+ or V-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.
- (7) Sample tested only.

in<u>ter</u>sil


A.C. TEST CONDITIONS

Input pulse levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input rise and fall times	10ns
Input and output timing level	V _{CC} x 0.5

EQUIVALENT A.C. LOAD CIRCUIT



Test Circuit #3 SPICE Macro Model



AC TIMING (Over recommended operating condition)

Symbol	Parameter	Min.	Max.	Unit
f _{SCL}	Clock frequency		400	kHz
tcyc	Clock cycle time	2500		ns
tHIGH	Clock high time	600		ns
tLOW	Clock low time	1300		ns
tsu:sta 🚺	Start setup time T	600		ns
t _{HD:STA}	Start setup time T C COM nte	600		ns
tsu:sto	Stop setup time	600		ns
tSU:DAT	SDA data input setup time	100		ns
tHD:DAT	SDA data input hold time	30		ns
t _R	SCL and SDA rise time		300	ns
t _F	SCL and SDA fall time		300	ns
t _{AA}	SCL low to SDA data output valid time		900	ns
^t DH	SDA data output hold time	50		ns
T _I	Noise suppression time constant at SCL and SDA inputs	50		ns
t _{BUF}	Bus free rime (prior to any transmission)	1300		ns
tSU:WPA	WP, A0, A1, A2 and A3 setup time	0		ns
t _{HD:WPA}	WP, A0, A1, A2 and A3 hold time	0		ns

HIGH-VOLTAGE WRITE CYCLE TIMING

Symbol	Parameter	Тур.	Max.	Unit
t _{WR}	High-voltage write cycle time (store instructions)		10	ms


DCP TIMING

Symbol	Parameter	Min.	Max.	Unit
twrpo	Wiper response time after the third (last) power supply is stable		10	μs
twRL	Wiper response time after instruction issued (all load instructions)		10	μs
twRID	Wiper response time from an active SCL/SCK edge (increment/decrement instruction)		10	μs


Note: (8) A device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

TIMING DIAGRAMS 2-WIRE INTERFACE


START and STOP Timing



Input Timing




Output Timing





intersil FN8168.4 August 30, 2006

DCP Timing (for All Load Instructions)




DCP Timing (for Increment/Decrement Instruction)






APPLICATIONS INFORMATION

Basic Configurations of Electronic Potentiometers




THREE-TERMINAL POTENTIOMETER; **VARIABLE VOLTAGE DIVIDER**




TWO-TERMINAL VARIABLE RESISTOR; **VARIABLE CURRENT**

Application Circuits


NONINVERTING AMPLIFIER



OFFSET VOLTAGE ADJUSTMENT




COMPARATOR WITH HYSTERESIS



 $V_{UL} = \{R_1/(R_1+R_2)\} V_O(max)$ $V_{LL} = \{R_1/(R_1+R_2)\} V_O(min)$


Application Circuits (continued)

ATTENUATOR R_1 R_2 R_3 R_4 All $R_S = 10k\Omega$ $V_0 = G V_S$ $-1/2 \le G \le +1/2$




INVERTING AMPLIFIER

EQUIVALENT L-R CIRCUIT




$$\begin{split} Z_{IN} = R_2 + s \; R_2 \; (R_1 + R_3) \; C_1 = R_2 + s \; \text{Leq} \\ (R_1 + R_3) >> R_2 \end{split}$$


FUNCTION GENERATOR



 $\begin{array}{l} frequency \propto R_1,\,R_2,\,C \\ amplitude \propto R_A,\,R_B \end{array}$

Thin Shrink Small Outline Package Family (TSSOP)





MDP0044

THIN SHRINK SMALL OUTLINE PACKAGE FAMILY


SYMBOL	14 LD	16 LD	20 LD	24 LD	28 LD	TOLERANCE
Α	1.20	1.20	1.20	1.20	1.20	Max
A1	0.10	0.10	0.10	0.10	0.10	±0.05
A2	0.90	0.90	0.90	0.90	0.90	±0.05
b	0.25	0.25	0.25	0.25	0.25	+0.05/-0.06
С	0.15	0.15	0.15	0.15	0.15	+0.05/-0.06
D	5.00	5.00	6.50	7.80	9.70	±0.10
E	6.40	6.40	6.40	6.40	6.40	Basic
E1	4.40	4.40	4.40	4.40	4.40	±0.10
е	0.65	0.65	0.65	0.65	0.65	Basic
L	0.60	0.60	0.60	0.60	0.60	±0.15
L1	1.00	1.00	1.00	1.00	1.00	Reference

Rev. E 12/02


NOTES:

- 1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- 2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm per
- 3. Dimensions "D" and "E1" are measured at dAtum Plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.





Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- side.

 5. The chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, a visual index OM / nters of the chamfer or tille logy suptional lift soft present, and the chamfer of the chamfer of the chamfer or tilled logy suptional lift soft present, and the chamfer of the chamfer or tilled logy suptional lift soft present in the chamfer of the chamfer or tilled logy suptional lift soft present in the chamfer of the chamfer of the chamfer of the chamfer of the chamfer or tilled logy suptional lift soft present in the chamfer of the ch
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.020	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.5985	0.6141	15.20	15.60	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.05 BSC		1.27 BSC		-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	24		24		7
α	0°	8°	0°	8°	-

Rev. 1 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil