

Data Sheet July 2004 FN9104.3

Dual Power Distribution Controller

The ISL6161 is a HOT SWAP dual supply power distribution controller that can be used in PCI-Express applications.

Two external N-Channel MOSFETs are driven to distribute and control power while providing load fault isolation. At turnon, the gate of each external N-Channel MOSFET is charged with a $10\mu\text{A}$ current source. Capacitors on each gate (see the Typical Application Diagram), create a programmable ramp (soft turn-on) to control inrush currents. A built in charge pump supplies the gate drive for the 12V supply N-Channel MOSFET switch.

Over current protection is facilitated by two external current sense resistors and FETs. When the current through either resistor exceeds the user programmed value the controller enters the current regulation mode. The time-out capacitor, C_{TIM}, starts charging as the controller enters the time out period. Once C_{TIM} charges to a 2V threshold, both the N-Channel MOSFETs are latched off. In the event of a hard and fast fault of at least three times the programmed current limit level, the N-Channel MOSFET gates are pulled low immediately before entering the time out period. The controller is reset by a rising edge on the TIMBLE pin.


The ISL6161 con thinly monitors both output voltages and reports either one being low on the PGOOD output as a low. The 12V PGOOD Vth is ~10.8V and the 3.3V Vth is ~2.8V nominally.

Features

- HOT SWAP Dual Power Distribution and Control for +12V and +3.3V
- · Provides Fault Isolation
- Programmable Current Regulation Level
- · Programmable Time Out
- Charge Pump Allows the Use of N-Channel MOSFETs
- · Power Good and Over Current Latch Indicators
- · Adjustable Turn-On Ramp
- Protection During Turn-On
- Two Levels of Current Limit Detection Provide Fast Response to Varying Fault Conditions
- 1μs Response Time to Dead Short
- 3µs Response Time to 200% Current Overshoot
- · Pb-free available

Applications


- · PCI-Express Applications
- · Power Distribution and Control




*Add "-T" suffix to part number for tape and reel packaging


NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

Pinout



Typical Application Diagram





Pin Descriptions

PIN#	SYMBOL	FUNCTION	DESCRIPTION
1	12VS	12V Source	Connect to source of associated external N-Channel MOSFET switch to sense output voltage.
2	12VG	12V Gate	Connect to the gate of associated N-Channel MOSFET switch. A capacitor from this node to ground sets the turn-on ramp. At turn-on this capacitor will be charged to \sim 17.4V by a 10 μ A current source.
3	V _{DD}	Chip Supply	Connect to 12V supply. This can be either connected directly to the +12V rail supplying the load voltage or to a dedicated V_{DD} +12V supply. If the former is chosen special attention to V_{DD} decoupling must be paid to prevent sagging as heavy loads are switched on.
4	NC	Not Connected	
5	ENABLE	Enable / Reset	ENABLE is used to turn-on and reset the chip. Both outputs turn-on when this pin is driven low. After a current limit time out, the chip is reset by the rising edge of a reset signal applied to the ENABLE pin. This input has 100μA pull up capability which is compatible with 3V and 5V open drain and standard logic.
6	3VG	3V Gate	Connect to the gate of the external 3V N-Channel MOSFET. A capacitor from this node to ground sets the turn-on ramp. At turn-on this capacitor will be charged to ~11.4V by a 10μ A current source.
7	3VS	3 Source	Connect to the source side of 3V external N-Channel MOSFET switch to sense output voltage.
8	3VISEN	3V Current Sense	Connect to the load side of the 3V sense resistor to measure the voltage drop across this resistor between 3VS and 3VISEN pins.
9	PGOOD	Power Good indicator	Indicates that all output voltages are within specification. PGOOD is driven by an open drain I-Channel MOSFET. It is pulled for when any output is not within specification.
10	C _{TIM}	Current Lime Thring Capacitor	contest a capacitor on this pin to ground. This capacitor controls the time between the onset of current limit and chip shutdown (current limit time-out). The duration of current limit time-out (in seconds) = $200 k\Omega \times C_{TIM}$ (Farads).
11	C _{PUMP}	Charge Pump Capacitor	Connect a $0.1\mu F$ capacitor between this pin and $V_{\mbox{DD}}$ (pin 3). Provides charge storage for 12VG drive.
12	GND	Chip Ground	
13	R _{ILIM}	Current Limit Set Resistor	A resistor connected between this pin and ground determines the current level at which current limit is activated. This current is determined by the ratio of the R _{ILIM} resistor to the sense resistor (R _{SENSE}). The current at current limit onset is equal to $10\mu A \times (R_{ILIM}/R_{SENSE})$. The ISL6161 is limited to a $10k\Omega$ min. value (OC Vth = $100mV$) resistor whereas the ISL6161 can accommodate a $5k\Omega$ resistor for a lower OC Vth ($50mV$).
14	12VISEN	12V Current Sense	Connect to the load side of sense resistor to measure the voltage drop across this resistor.

Absolute Maximum Ratings T_A = 25°C

V _{DD}
12VG, C _{PUMP}
12VISEN, 12VS5V to V _{DD} + 0.3V
3VISEN, 3VS
PGOOD, R _{ILIM} 0.3V to 7.5V
ENABLE, C _{TIM} , 3VG0.3V to V _{DD} + 0.3V
ESD Classification 2kV (Class 2)

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (°C/W)
SOIC Package	67
Maximum Junction Temperature (Plastic Package)	150 ^o C
Maximum Storage Temperature Range65	
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

V _{DD} Supply Voltage Range	
Temperature Range (T _A)	0°C to 70°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 2. All voltages are relative to GND, unless otherwise specified.

 $\mbox{Electrical Specifications} \qquad \mbox{$V_{DD} = 12V$, $C_{VG} = 0.01\mu F$, $C_{TIM} = 0.1\mu F$, $R_{SENSE} = 0.1\Omega$, $C_{BULK} = 220\mu F$, $ESR = 0.5\Omega$, $T_A = T_J = 0^O C$ to $70^O C$, Unless Otherwise Specified }$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
12V CONTROL SECTION						
Current Limit Threshold Voltage	V _{IL12V}	$R_{ILIM} = 10k\Omega$	92	100	108	mV
(Voltage Across Sense Resistor)		R _{ILIM} = 5kΩ	47	53	59	mV
3X Current Limit Threshold Voltage	3XV _{IL12V}	$R_{ILIM} = 10k\Omega$	250	300	350	mV
(Voltage Across Sense Resistor)	STI	$P_{\text{UIM}} = 5k\Omega$	100	165	210	mV
±20% Current Limit Response Time (Current within 20% of Regulated Value)	20 %iLri	200% Current Ov = Icad, R _{ILIN} = 10k 2, PSHORT = 0.0Ω	er	S ²	-	μS
±10% Current Limit Response Time (Current within 10% of Regulated Value)	10%iLrt	200% Current Overload, $R_{ILIM} = 10kΩ$, $R_{SHORT} = 6.0Ω$	-	4	-	μS
±1% Current Limit Response Time (Current within 1% of Regulated Value)	1%iLrt	200% Current Overload, $R_{ILIM} = 10kΩ$, $R_{SHORT} = 6.0Ω$	-	10	-	μS
Response Time To Dead Short	RT _{SHORT}	$C_{12VG} = 0.01 \mu F$	-	500	1000	ns
Gate Turn-On Time	tON12V	$C_{12VG} = 0.01 \mu F$	-	12	-	ms
Gate Turn-On Current	I _{ON12V}	C _{12VG} = 0.01μF	8	10	12	μА
3X Gate Discharge Current	3Xdisl	12VG = 18V	0.5	0.75	-	Α
12V Under Voltage Threshold	12V _{VUV}		10.5	10.8	11.0	V
Charge Pumped 12VG Voltage	V12VG	$C_{PUMP} = 0.1 \mu F$	16.8	17.3	17.9	V
3.3V CONTROL SECTION						
Current Limit Threshold Voltage	V _{IL3V}	$R_{ILIM} = 10k\Omega$	92	100	108	mV
(Voltage Across Sense Resistor)		$R_{ILIM} = 5k\Omega$	47	53	59	mV
3X Current Limit Threshold Voltage	3XV _{IL3V}	$R_{ILIM} = 10k\Omega$	250	300	350	mV
(Voltage Across Sense Resistor)		$R_{ILIM} = 5k\Omega$	100	155	210	mV
±20% Current Limit Response Time (Current within 20% of regulated value)		200% Current Overload, $R_{ILIM} = 10k\Omega$, $R_{SHORT} = 2.5\Omega$	-	2	-	μs
±10% Current Limit Response Time (Current within 10% of Regulated Value)		200% Current Overload, $R_{ILIM} = 10kΩ$, $R_{SHORT} = 2.5Ω$	-	4	-	μs
±1% Current Limit Response Time (Current within 1% of Regulated Value)		200% Current Overload, R_{ILIM} = 10kΩ, R_{SHORT} = 2.5Ω	-	10	-	μs
Response Time To Dead Short	RT _{SHORT}	C _{VG} = 0.01μF	-	500	800	ns

Electrical Specifications $V_{DD} = 12V$, $C_{VG} = 0.01\mu\text{F}$, $C_{TIM} = 0.1\mu\text{F}$, $R_{SENSE} = 0.1\Omega$, $C_{BULK} = 220\mu\text{F}$, ESR = 0.5Ω , $T_A = T_J = 0^{\circ}\text{C}$ to 70°C , Unless Otherwise Specified **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Gate Turn-On Time	t _{ON3V}	C _{VG} = 0.01μF	-	5	-	ms
Gate Turn-On Current	I _{ON3V}	C _{VG} = 0.01μF	8	10	12	μΑ
3X Gate Discharge Current	3Xdisl	C _{VG} = 0.01μF, ENABLE = Low	0.5	0.75	-	А
3.3V Under Voltage Threshold	3.3V _{VUV}		2.7	2.85	3.0	V
3.3VG High Voltage	3VG		11.2	11.9	-	V
SUPPLY CURRENT AND IO SPECIFICAT	IONS					
V _{DD} Supply Current	l _{VDD}		4	8	10	mA
V _{DD} POR Rising Threshold			9.5	10.0	10.7	V
V _{DD} POR Falling Threshold			9.3	9.8	10.3	V
Current Limit Time-Out	T _{ILIM}	C _{TIM} = 0.1μF	16	20	24	ms
ENABLE Pull-up Voltage	PWRN_V	ENABLE pin open	1.8	2.4	3.2	V
ENABLE Rising Threshold	PWR_Vth		1.1	1.5	2	V
ENABLE Hysteresis	PWR_hys		0.1	0.2	0.3	V
ENABLE Pull-Up Current	PWRN_I		60	80	100	μΑ
Current Limit Time-Out Threshold (C _{TIM})	C _{TIM} _Vth		1.8	2	2.2	V
C _{TIM} Charging Current	C _{TIM} _I		8	10	12	μΑ
C _{TIM} Discharge Current	C _{TIM} _disl		1.7	2.6	3.5	mA
C _{TIM} Pull-Up Current	C _{TIM} _disI	V _{CTIM} = 8V	3.5	5	6.5	mA
R _{ILIM} Pin Current Source Output	R _{IL IVI} LIC	0 / 1 1	90	100	110	μΑ
Charge Pump Output Current	Qpi np_l	С _{БИМР} = 0.1µ F, Сыумр = 16	32)	56)	800	μА
Charge Pump Output Voltage	Qpmp_Vo	No load	17.2	17.4	-	V
Charge Pump Output Voltage - Loaded	Qpmp_Vlo	Load current = 100μA	16.2	16.7	-	V
Charge Pump POR Rising Threshold	Qpmp+Vth		15.6	16	16.5	V
Charge Pump POR Falling Threshold	Qpmp-Vth		15.2	15.7	16.2	V

ISL6161 Description and Operation

The ISL6161 is a multi featured +12V and +3.3V dual power supply distribution controller, features include programmable current regulation (CR) limiting and time to latch off.

At turn-on, the gate capacitor of each external N-Channel MOSFET is charged with a $10\mu A$ current source. These capacitors create a programmable ramp (soft turn-on). A charge pump supplies the gate drive for the 12V supply control FET switch driving that gate to 17V.

The load currents pass through two external current sense resistors. When the voltage across either resistor quickly exceeds the user programmed Current Regulation voltage threshold (CRVth) level, the controller enters current regulation. The CRVth is set by the external resistor value on R_{ILIM} pin. At this time the time-out capacitor, C_{TIM} , starts charging with a $10\mu A$ current source and the controller enters the time out period. The length of the time out period is set by the single external capacitor (see Table 2) placed from the C_{TIM} pin (pin 10) to ground and is characterized by a lowered gate drive

voltage to the appropriate external N-Channel MOSFET. Once C_{TIM} charges to 2V, an internal comparator is tripped resulting in both N-Channel MOSFETs being latched off. If the voltage across the sense resistors rises slowly in response to an OC condition, then the CR mode is entered at ~95% of the programmed CR level. This difference is due to the necessary hysteresis and response time in the CR control circuitry.

Table 1 shows Rsense and Rilim recommendations and resulting CR level for the PCI-Express add-in card connector sizes specified.

TABLE 1.

PCI-EXPRESS ADD-IN CARD CONNECTOR	R _{ILIM} (kΩ)	$\begin{array}{c} \textbf{3.3V R}_{\textbf{SENSE}} \\ \textbf{(} \textbf{m}\Omega), \\ \textbf{NOMINAL} \\ \textbf{CR (A)} \end{array}$	$\begin{array}{c} \textbf{12VR}_{\textbf{SENSE}} \\ \textbf{(}m\Omega), \\ \textbf{NOMINAL} \\ \textbf{CR (A)} \end{array}$	NOMINAL CRVth (mV)
X1	10	30, 3.3	150, 0.7	100
	4.99	15, 3.5	90, 0.6	53

TABLE 1. (Continued)

PCI-EXPRESS ADD-IN CARD CONNECTOR	R _{ILIM} (kΩ)	3.3V R _{SENSE} (mΩ), NOMINAL CR (A)	12V R _{SENSE} (mΩ), NOMINAL CR (A)	NOMINAL CRVth (mV)
X4/X8	10	30, 3.3	40, 2.5	100
	4.99	15, 3.5	20, 2.6	53
X16	10	30, 3.3	16, 6.3	100
	4.99	15, 3.5	8, 6.6	53

NOTE: Nominal CR Vth = Rilim x 10μ A.

TABLE 2.

C _{TIM} CAPACITOR	NOMINAL TIME OUT PERIOD
0.022μF	4.4ms
0.047μF	9.4ms
0.1μF	20ms

NOTE: Nominal time-out period in seconds = $C_{TIM} x 200 k\Omega$.

The ISL6161 responds to a load short (defined as a current level 3X the OC set point with a fast transition) by immediately driving the relevant N-Channel MOSFET gate to 0V in ~3 μ s. The gate voltage is then slowly ramped up soft starting the N-Channel MOSFET to the programmed current regulation limit level, this is the start of the time out period if the abnormal load poblition still exists. The programmed current regulation level is held until either the OC event passes or the time out period expires. If the former is the case then the N-Channel MOSFET is fully enhanced and the C_{TIM} charging current is diverted away from the capacitor. If the time out period expires prior to OC resolution then both gates are quickly pulled to 0V turning off both N-Channel MOSFETs simultaneously.

Upon any UV condition the PGOOD signal will pull low when tied high through a resistor to the logic supply. This pin is a fault indicator but not the OC latch off indicator. For an OC latch off indication, monitor CTIM, pin 10. This pin will rise rapidly to 12V once the time out period expires. See block diagram for OC latch off circuit suggestion.

The ISL6161 is reset by a rising edge on the ENABLE pin and is turned on by the ENABLE pin being driven low.

ISL6161 Application Considerations

In a non PCI-Express, motor drive application **Current loop stabilization** is facilitated through a small value resistor in series with the gate timing capacitor. As the ISL6161 drives a highly inductive current load, instability characterized by the gate voltage repeatedly ramping up and down may appear. A simple method to enhance stability is provided by the substitution of a larger value gate resistor. Typically this situation can be avoided by eliminating long point to point wiring to the load.

With the ENABLE internal pull-up the ISL6161 is well suited for implementation on either side of the connector where a motherboard prebiased condition or a load board staggered connection is present. In either case the ISL6161 turns on in a soft start mode protecting the supply rail from sudden current loading.

During the **Time Out delay period** with the ISL6161 in current limit mode, the V_{GS} of the external N-Channel MOSFETs is reduced driving the N-Channel MOSFET switch into a high $r_{DS(ON)}$ state. Thus avoid extended time out periods as the external N-Channel MOSFETs may be damaged or destroyed due to excessive internal power dissipation. Refer to the MOSFET manufacturers data sheet for SOA information.

With the high levels of inrush current e.g., highly capacitive loads and motor start up currents, **choosing the current regulation (CR) level** is crucial to provide both protection and still allow for this inrush current without latching off. Consider this in addition to the time out delay when choosing MOSFETs for your design.

Physical layout of Rsense resistors is critical to avoid inadvertently lowering the CR and trip levels. Ideally trace routing between the Rsense resistors and the ISL6161 is direct and as short as possible with zero current in the sense lines.





FIGURE 1. SENSE RESISTOR PCB LAYOUT

Open load detection can be accomplished by monitoring the ISEN pins. Although gated off the external FET I_{DSS} will cause the ISEN pin to float above ground to some voltage when there is no attached load. If this is not desired 5K resistors from the xISEN pins to ground will prevent the outputs from floating when the external switch FETs are disabled and the outputs are open.

For **PCI-Express applications** the ISL6161 and the ISL6118 provide the fundamental hotswap function for the +12V & +3.3V main rails and the +3.3V aux respectively as shown in Figure 13.

Typical Performance Curves







FIGURE 3. R_{ILIM} SOURCE CURRENT







FIGURE 4. C_{TIM} CURRENT SOURCE

FIGURE 5. C_{TIM} OC VOLTAGE THRESHOLD









FIGURE 7. 3.3V UV THRESHOLD

Typical Performance Curves (Continued)










FIGURE 10. OC VOLTAGE THRESHOLD WITH $R_{\mbox{\scriptsize LIM}}$ = $5 k\Omega$

FIGURE 11. OC VOLTAGE THRESHOLD WITH $R_{\mbox{\scriptsize LIM}}$ = 10k Ω






FIGURE 12. POWER ON RESET VOLTAGE THRESHOLD



Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer on the body is optional. Lit is not present, a visual index OM

 1. The chamfer of the body is optional. Lit is not present, a visual index OM

 1. The chamfer of the body is optional. Lit is not present of the bod
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C)
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
Е	0.1497	0.1574	3.80	4.00	4
е	0.050	0.050 BSC 1.27 BSC		BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	14		1	4	7
α	0°	8º	0°	8º	-

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com