

#### Data Sheet

#### November 16, 2004

## FN4631.5

# PCI Hot Plug Controller

intercil

The HIP1011A is the second PCI Hot Plug Voltage bus control IC from Intersil. A drop-in alternative to the widely used HIP1011, the HIP1011A has the same form, fit and function but additionally features an adjustable latch-off time of the MOSFET switches and fault reporting.

Like the HIP1011, the HIP1011A creates a small and simple yet complete power control solution with discrete power MOSFETs and a few passive components. Four independent supplies are controlled, +5V, +3.3, +12V, and -12V. The +12V and -12V switches are integrated. For the +5V and +3.3V supplies, overcurrent (OC) protection is provided by sensing the voltage across external currentsense resistors. For the +12V and -12V supplies OC protection is provided internally. In addition, an on-chip reference is used to monitor the +5V, +3.3V and +12V outputs for undervoltage (UV) conditions. The PWRON input controls the state of the switches. During an OC condition on any output, or a UV condition on the +5V, +3.3V or +12V outputs, a LOW (0V) is asserted on the FLTN output and all MOSFETs are latched-off. The time to FLTN signal going LOW and MOSFET latch-off is determined by a single capacitor from the FLTN dir. to groupe. This added frature allows the system OS to complete housekeeping activities in preparation for an unplanned shut down of the affected card. The FLTN latch is cleared when the PWRON input is toggled low again. During initial power-up of the main VCC supply (+12V), the PWRON input is inhibited from turning on the switches, and the latch is held in the Reset state until the VCC input is greater than 10V.

User programmability of the overcurrent threshold, fault reporting response time, latch-off response time and turn-on slew rate is provided. A resistor connected to the OCSET pin programs the OC threshold. A capacitor may be added to the FLTN pin to adjust both the delay time to reporting a fault and the latch-off of the supplies after an OC or UV event. Capacitors connected to the gate pins set the turn-on rate. In addition the HIP1011A has also been enhanced to tolerate spurious system noise.

#### Features

- Adjustable Delay Time for Turn-Off and Fault Reporting
- Controls All PCI Supplies: +5V, +3.3V, +12V, -12V
- Internal MOSFET Switches for +12V and -12V Outputs
- µP Interface for On/Off Control and Fault Reporting
- Adjustable Overcurrent Protection for All Supplies
- Provides Fault Isolation
- Adjustable Turn-On Slew Rate
- Minimum Parts Count Solution
- · No Charge Pump
- Pb-Free Available (RoHS Compliant)

## Applications

- PCI Hot Plug
- CompactPCI

## **Ordering Information**

		PACKAGE	PKG. DWG. #
HIP1011ACB	0 to 70	16 Ld SOIC	M16.15
HIP1011ACBZA (See Note)	0 to 70	16 Ld SOIC M16.15 (Pb-free)	
HIP1011ACB-T	0 to 70	Tape and Reel	
HIP1011ACBZA-T (See Note)	0 to 70	Tape and Reel (Pb-free)	


NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

## Pinout




M12VIN	1	16	6 M12VO
FLTN	2	15	M12VG
3V5VG	3	14	12VG
V <sub>CC</sub>	4	13	3 GND
12VIN	5	12	2 12VO
3VISEN	6	11	5VISEN
3VS	7	10	5VS
OCSET	8	9	PWRON

# **Typical Application**



NOTE: All capacitors are  $\pm 10\%$ . FAULT OUTPUT (ACTIVE LOW)





# **Pin Descriptions**

PIN NO.	DESIGNATOR	FUNCTION	DESCRIPTION
1	M12VIN	-12V Input	-12V Supply Input. Also provides power to the -12V overcurrent circuitry.
2	FLTN	Fault Output	5V CMOS Fault Output; LOW = FAULT. A capacitor may be placed from this pin to ground to provide delay time to fault notification and power supply latch-off.
3	3V5VG	3.3V/5V Gate Output	Drive the gates of the 3.3V and 5V MOSFETs. Connect a capacitor to ground to set the start- up ramp. During turn on, this capacitor is charged with a $25\mu$ A current source.
4	VCC	12V V <sub>CC</sub> Input	Connect to unswitched 12V supply.
5	12VIN	12V Input	Switched 12V supply input.
6	3VISEN	3.3V Current Sense	Connect to the load side of the current sense resistor in series with source of external 3.3V MOSFET.
7	3VS	3.3V Source	Connect to source of 3.3V MOSFET. This connection along with pin 6 (3VISEN) senses the voltage drop across the sense resistor.
8	OCSET	Overcurrent Set	Connect a resistor from this pin to ground to set the overcurrent trip point of all four switches. All four over current trips can be programmed by changing the value of this resistor. The default ( $6.04k\Omega$ , 1%) is compatible with the maximum allowable currents as outlined in the PCI specification.
9	PWRON	Power On Control	Controls all four switches. High to turn switches ON, Low to turn them OFF.
10	5VS	5V Source	Connect to source of 5V MOSFET switch. This connection along with pin 11 (5VISEN) senses the voltage drop across the sense resistor.
11	5VISEN	5V Current Sense	Connect to the load side of the current sense resistor in series with source of external 5V MOSFET.
12	12VO	Switched 12V Output	Switched 12V output.
13	GND	Ground	Connect to common of power supplies.
14	1206	Gate of Ir ternal P /IC S	C on sect a cap acite between 12VG and 1. VC to each a start up amp for the +12V supply. This capacitor is charged with a 25 $\mu$ A current source during start-up. The UV circuitry is enabled after the voltage on 12VG is less than 400mV. Therefore, if the capacitor on the pin 3 (3V5VG) is more than 25% larger than the capacitor on pin 14 (12VG) a false UV may be detected during start up.
15	M12VG	Gate of Internal NMOS	Connect a capacitor between M12VG and M12VO to set the start up ramp for the M12V supply. This capacitor is charged with $25\mu A$ during start up.
16	M12VO	Switched -12V Output	Switched 12V Output.

### **Absolute Maximum Ratings**

$\label{eq:VCC} \begin{array}{c} \text{V}_{\text{CC}}, 12\text{VIN} & & -0.5\text{V to } +14.0\text{V} \\ 12\text{VO} & & -0.5\text{V to } \text{V}_{12\text{VIN}} +0.5\text{V} \\ 12\text{VO}, 12\text{VG}, 3\text{V5VG} & & -0.5\text{V to } \text{V}_{\text{CC}} +0.5\text{V} \\ 12\text{VIN} & & -15.0\text{V to } +0.5\text{V} \\ 12\text{VO}, M12\text{VIN} & & -15.0\text{V to } +0.5\text{V} \\ 3\text{VISEN}, 5\text{VISEN} & & -0.5\text{V to the Lesser of } \text{V}_{\text{CC}} \text{ or } +7.0\text{V} \\ 3\text{VISEN}, 5\text{VISEN} & & -0.5\text{V to the Lesser of } \text{V}_{\text{CC}} \text{ or } +7.0\text{V} \\ 12\text{VO} \text{Output Current} & & 3\text{A} \\ M12\text{VO} \text{Output Current} & & 0.8\text{A} \\ \end{array}$	
M12VO Output Current	

#### **Thermal Information**

Thermal Resistance (Typical, Note 1) $\theta_{JA}$ (°C/W)
SOIC Package 105
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)
(SOIC - Lead Tips Only)

## Die Characteristics

Number of Transistors	
-----------------------	--

## **Operating Conditions**

VCC Supply Voltage Range+10.8V to +13.2V
$\pm$ 12V, 5V and 3.3V Input Supply Tolerances $\pm$ 10%
12VO Output Current
M12VO Output Current0 to +0.1A
Temperature Range (T <sub>A</sub> ) $0^{0}$ C to $70^{0}$ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1.  $\theta_{JA}$  is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief 379 for details.
- 2. All voltages are relative to GND, unless otherwise specified.

# Electrical Specifications Nominal 5.0V and 3.3V Input Supply Voltages,

 $V_{CC}$  = 12VIN = 12V, M12VIN = -12V,  $T_A = T_J = 0$  to 70<sup>o</sup>C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
5V Overcurrent Threshold	IC C5V	See Typical Application/Diag am	ers	71	-	А
5V Overcurrent Threshold Voltage	V <sub>OC5V_1</sub>	V <sub>OCSET</sub> = 0.6V	30	36	42	mV
5V Overcurrent Threshold Voltage	V <sub>OC5V_2</sub>	V <sub>OCSET</sub> = 1.2V	66	72	79	mV
5V Undervoltage Trip Threshold	V <sub>5VUV</sub>		4.42	4.65	4.75	V
5V Undervoltage Fault Response Time	t <sub>5VUV</sub>		-	150	350	ns
5V Turn-On Time (PWRON High to 5VOUT = 4.75V)	t <sub>ON5V</sub>	$\begin{array}{l} C_{3V5VG} = 0.022 \mu \text{F}, \ C_{5VOUT} = 2000 \mu \text{F}, \\ \text{R}_{L} = 1 \Omega \end{array}$	-	6.5	-	ms
5VS Input Bias Current	IB <sub>5VS</sub>	PWRON = High	-40	-26	-20	μA
5VISEN Input Bias Current	IB <sub>5VISEN</sub>	PWRON = High	-160	-140	-110	μA
3V Overcurrent Threshold	I <sub>OC3V</sub>	See Typical Application Diagram	-	9.0	-	A
3V Overcurrent Threshold Voltage	V <sub>OC3V_1</sub>	V <sub>OCSET</sub> = 0.6V	42	49	56	mV
3V Overcurrent Threshold Voltage	V <sub>OC3V_2</sub>	V <sub>OCSET</sub> = 1.2V	88	95	102	mV
3V Undervoltage Trip Threshold	V <sub>3VUV</sub>		2.74	2.86	2.97	V
3V Undervoltage Fault Response Time	t <sub>3VUV</sub>		-	150	350	ns
3V Turn-On Time (PWRON High to 3VOUT = 3.00V)	t <sub>ON3V</sub>	$\begin{array}{l} C_{3V5VG} = 0.022 \mu \text{F}, \ C_{3VOUT} = 2000 \mu \text{F}, \\ \text{R}_L = 0.43 \Omega \end{array}$	-	6.5	-	ms
3VS Input Bias Current	IB <sub>3VS</sub>	PWRON = High	-40	-26	-20	μA
3VISEN Input Bias Current	IB <sub>3VISEN</sub>	PWRON = High	-160	-140	-110	μA
3V5VG Vout Low	Vout_lo_35VG	PWRON = Low, FLTN = Low	-	0.1	0.4	V
3V5VG Vout High	Vout_hi_35VG	PWRON = High, FLTN = High	10.5	11.1	-	V
Gate Output Charge Current	IC <sub>3V5VG</sub>	PWRON = High, $V_{3V5VG} = 2V$	22.5	25.0	27.5	μA

# Electrical Specifications Nominal 5.0V and 3.3V Input Supply Voltages,

$V_{CC} = 12VIN = 12V$ , M12VIN = -12V, T <sub>A</sub> = T <sub>I</sub> = 0 to 70 <sup>o</sup> C, Unless Otherwise Specified (	Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Gate Turn-On Time (PWRON High to 3V5VG = 11V)	t <sub>ON3V5V</sub>	$C_{3V5VG} = 0.1 \mu F$	-	280	500	μS
Gate Turn-Off Time	tOFF3V5V	$C_{3V5VG} = 0.1 \mu F$ , 3V5VG from 9.5V to 1V	-	13	17	μs
Gate Turn-Off Time		$C_{3V5VG}$ = 0.022 $\mu$ F, 3V5VG Falling 90% to 10%	-	2	-	μs
+12V SUPPLY CONTROL			•	•	•	
On Resistance of Internal PMOS	rDS(ON)12	$\label{eq:WRON} \begin{array}{l} PWRON = High, \ I_{D} = 0.5A, \\ T_{A} = T_{J} = 25^{O}C \end{array}$	0.18	0.3	0.35	Ω
Overcurrent Threshold	I <sub>OC12V_1</sub>	V <sub>OCSET</sub> = 0.6V	0.6	0.75	0.9	А
Overcurrent Threshold	I <sub>OC12V_2</sub>	V <sub>OCSET</sub> = 1.2V	1.25	1.50	1.8	А
12V Undervoltage Trip Threshold	V <sub>12VUV</sub>		10.5	10.8	11.15	V
Undervoltage Fault Response Time	t <sub>12VUV</sub>		-	150	-	ns
Gate Charge Current	IC <sub>12VG</sub>	PWRON = High, $V_{12VG} = 3V$	23.5	25.0	28.5	μA
Turn-On Time (PWRON High to 12VG = 1V)	t <sub>ON12V</sub>	C <sub>12VG</sub> = 0.022µF	-	16	20	ms
Turn-Off Time	<sup>t</sup> OFF12V	C <sub>12VG</sub> = 0.1µF, 12VG	-	9	12	μs
Turn-Off Time		C <sub>12VG</sub> = 0.022µF, 12VG Rising 10% - 90%	-	3	-	μS
-12V SUPPLY CONTROL			L	1	I	1
On Resistance of Internal NMOS	<sup>r</sup> DS(ON)M12	PWRON = High, $I_D = 0.1A$ , $T_A = T_J = 25^{\circ}C$	0.5	0.7	0.9	Ω
Overcurrent Threstold	OC 12V_	YOCSEC=(6)	0.15	0. 8	0.25	Α
Overcurrent Threshold	I <sub>OC12V_2</sub>	V <sub>OCSET</sub> = 1.2V	0.30	0.37	0.50	Α
Gate Output Charge Current	IC <sub>M12VG</sub>	PWRON = High, $V_{3VG}$ = -4V	22.5	25	27.5	μA
Turn-On Time (PWRON High to M12VG = -1V)	t <sub>ONM12V</sub>	$C_{M12VG} = 0.022 \mu F$	-	160	300	μS
Turn-On Time (PWRON High to M12VO = -10.8V)	t <sub>ONM12V</sub>	$\label{eq:cmarginal} \begin{array}{l} C_{M12VG} = 0.022 \mu \text{F}, \ C_{M12VO} = 50 \mu \text{F}, \\ \text{R}_L = 120 \Omega \end{array}$	-	16	-	ms
Turn-Off Time	<sup>t</sup> OFFM12V	C <sub>M12VG</sub> = 0.1μF, M12VG	-	18	23	μs
Turn-Off Time		C <sub>M12VG</sub> = 0.022µF, M12VG Falling 90% to 10%	-	3	-	μS
M12VIN Input Bias Current	IB <sub>M12VIN</sub>	PWRON = High	-	2	2.6	mA
CONTROL I/O PINS			L	1	I	1
Supply Current	I <sub>VCC</sub>		4	5	5.8	mA
OCSET Current	IOCSET		95	100	105	μA
Overcurrent to Fault Response Time	toc	FLTN Cap = 100pF	-	500	960	ns
Overcurrent to Fault Response Time		FLTN Cap = 1000pF	-	2200	-	ns
Overcurrent to Fault Response Time		FLTN Cap = 10µF	-	30	-	μs
PWRON Threshold Voltage	VTHPWRON		0.8	1.6	2.1	V
FLTN Output Low Voltage	V <sub>FLTN,OL</sub>	I <sub>FLTN</sub> = 2mA	-	0.6	0.9	V
FLTN Output High Voltage	V <sub>FLTN,OH</sub>	I <sub>FLTN</sub> = 0 to -4mA	3.9	4.3	4.9	V
FLTN Output Latch Threshold	V <sub>FLTN,TH</sub>		1.45	1.8	2.25	V
12V Power On Reset Threshold	V <sub>POR,TH</sub>	V <sub>CC</sub> Voltage Falling	9.4	10	10.6	V

# **Typical Performance Curves**




FIGURE 3. 12 UV TRIP vs TEMPERATURE

FIGURE 4. OC Vth vs TEMPERATURE (VR<sub>OCSET</sub> = 1.21V)




FIGURE 5. OCSET I vs TEMPERATURE

# Typical Performance Curves (Continued)




FIGURE 6. FLTN, 3V5VG RESPONSE TO OC, FLTN = 100pF






FIGURE 7. FLTN, 3V5VG RESPONSE TO OC, FLTN CAP =  $0.001 \mu F$ 



#### FIGURE 8. FLTN, 3V5VG RESPONSE TO OC, FLTN CAP = 0.01 $\mu\text{F}$

FIGURE 9. FLTN, 3V5VG RESPONSE TO OC, FLTN CAP =  $1 \mu F$ 





# HIP1011A PCI Hot Plug Controller

## Key Feature Description and Operation

A drop-in alternative to the widely used HIP1011, the HIP1011A additionally features an adjustable delay time to fault reporting and latch-off of the MOSFET switches. During an over current condition (OC) on any output, or an under voltage (UV) condition on the +5V, +3.3V or +12V outputs, a LOW (0V) is presented on the FLTN output and all MOSFETs are latched-off. A programmable delay time from an OC or UV event to the FLTN signal going LOW and MOSFET latch-off can be designed into the system by a single capacitor from the FLTN pin to ground. The addition of an increasingly larger capacitor value on the FLTN pin increases the time from the OC or UV occurrence to the start of the FLTN high to low transition. The capacitor also slows the falling ramp thus delaying reaching the FLTN latch threshold of ~2.4V. Once the FLTN latch voltage threshold is reached the HIP1011A then simultaneously shuts down all four supplies. This added feature enables the HIP1011A to ignore both transient UV and OC events to the extent of a single capacitor value in the system design. This feature also may allow the system OS to complete housekeeping activities in preparation for a possible unplanned shutdown of the affected card by receiving an early warning signal from the HIP1011A.


### Customizing and Optimizing Circuit Performance and Functionality HOW ADJUSTABLE IS THE FAULT REPORTING DELAY AND TIME TO POWER SUPPLY LATCH-OFF?

Figure 12 illustrates the relationship between the FLTN signal and the gate drive outputs. Duration **a**, indicates the time between FLTN starting to transition from High to Low,

(indicating a fault has occurred) and the start of the gate drive outputs latching off. The latch-off is initiated by the falling FLTN signal reaching the output latch threshold voltage,  $V_{FLTN, TH}$ . Table 1 illustrates the effect of the FLTN capacitor on the response time.

TABLE 1. RESPONSE TIME TABLE	TABLE 1.	RESPONSE	TIME TABLE
------------------------------	----------	----------	------------


	<b>0.001</b> μ <b>F</b>	<b>0.1</b> μF	<b>10</b> μF
3V5VG Response a	0.85µs	37µs	3.8ms





CAN THE HIP1011A BE USED ON A CompactPCI

BOARD? Kes the HI 21011 A tar be u ed on a CompactPCI card application. See Technical Brief TB358.



#### NOTE:

3. All capacitors are  $\pm 10\%$ .

#### FIGURE 11. HIP1011A TYPICAL APPLICATION

# ARE THERE PCB LAYOUT DESIGN BEST PRACTICES TO FOLLOW? WHAT ARE THEY?

As with most innovative ICs performing critical tasks there are crucial PCB layout best practices to follow for optimal performance. PCB traces that connect each end of the current sense resistors to the HIP1011A must not carry any load current. This can be accomplished by two dedicated PCB traces directly from the sense resistor to the HIP1011A, see examples of correct and incorrect layouts in Figure 13.




FIGURE 13. SENSE RESISTOR LAYOUT

inch SOICs. The typical application requires only 1.1 square inches of PCB board space.




FIGURE 14. LAYOUT PLOT, ACTUAL SIZE (0.75in x 1.5in)

# IS THERE A HIP1011A PCI HOT PLUG EVALUATION BOARD AVAILABLE?

There is an evaluation board available through your local Intersil sales office. The HIP1011AEVAL1 board (Figure 15) is a simple board designed to demonstrate and evaluate the HIP1011A using an external PWRON signal simulating a PCI Hot Plug environment. The HIP1011AEVAL1 board comes in 2 parts, the mother board with the HIP1011A, MOSFETs with external components and a load board simulating a 'typical' PCI load with adequate space for modifying the existing load or to add an electronic load. Even with a number of available test points the HIP1011A implementation space is still very efficient. In addition, the demo board offers adequate space to evaluate the application note discussions found in AN9737.

# Typical Applications: HIBOTAPCI Hot Plug Controller WW BDDT C. COM/ Intersi

### Introduction to HIP1011A and PCI Hot Plug Evaluation Board

The HIP1011A is compatible with the PCI Hot Plug specification as it is derived from the widely used HIP1011. This device facilitates "HOT PLUGGING", the removal or insertion of PCI compliant cards without the need to power down the server voltage bus. The HIP1011A controls all four, -12V, +12V, +3.3V, +5V supplies found in PCI applications, monitoring and protecting all against over current (OC) and the +12V, +3.3V, +5V for under voltage (UV) conditions. Reference the PCI Hot Plug specification available from www.pcisig.com.

Figure 14 illustrates the PCB pattern for implementation of the HIP1011A with 4 power MOSFETs. Additional components for optimizing performance in particular applications, ambient electrical noise levels or desired features will be necessary. The ease of implementation of the HIP1011A and MOSFETs is complemented by the small PCB foot print necessary, since both are available in 0.150





FIGURE 15. HIP1011AEVAL1

Table 2 details the BOM for the HIP1011AEVAL1 board.

TABLE 2.						
U1	HIP1011ACB PCI Hot Plug Controller	Intersil Corporation, HIP1011ACB PCI Hot Plug Controller				
Q1, Q2, Q3, Q4	RF1K49211	Intersil Corporation, RF1K49211 7A, 12V, 20m $\Omega$ , Logic Level N-Channel MOSFET				
R1, R2	R <sub>SENSE</sub> for 3.3V and 5V Supplies	Dale, WSL-2512 10mΩ Metal Strip Resistor				
C1, C2, C3	Gate Timing Capacitors	0.033µF 805 Chip Capacitor				
R3	Over Current Set Resistor	12.1kΩ 805 Chip Resistor				
C4	Fault Stability Capacitor	100pF 805 Chip Cap				
Conn. 1	Connector for Load Card	Sullins EZM06DRXH				
R4	LED Series Resistor	4.7kΩ 805 Chip Resistor				
D1	Fault Indicating LED	Red LED				
JP1	V <sub>CC</sub> to Switched or Unswitched 12V Supply	0.01" Spaced Pins for Jumper Block				
JP2	PWRON to 5V	0.01" Spaced Pins for Jumper Block				
RL1	3.3V Load Board Resistor	1.1Ω, 10W				
RL2	5.0V Load Board Resistor	2.5Ω, 10W				
RL3	+12V Load Board Resistor	47Ω, 5W				
RL4	-12V Load Board Resistor	240Ω, 2W				
CL1, CL2	+3.3V and +5.0V Load Board Capacitor	2200µF				
CL3, CL4	+12V and -12V Load Board Capacitor	100µF				

TADLES

# Small Outline Plastic Packages (SOIC)



#### M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
А	0.053	0.069	1.35	1.75	-	
A1	0.004	0.010	0.10	0.25	-	
В	0.014	0.019	0.35	0.49	9	
С	0.007	0.010	0.19	0.25	-	
D	0.386	0.394	9.80	10.00	3	
Е	0.150	0.157	3.80	4.00	4	
е	0.050 BSC		1.27 BSC		-	
Н	0.228	0.244	5.80	6.20	-	
h	0.010	0.020	0.25	0.50	5	
L	0.016	0.050	0.40	1.27	6	
Ν	16		16		7	
α	0 <sup>0</sup>	8 <sup>0</sup>	0 <sup>0</sup>	8 <sup>0</sup>	-	
Rev. 1 02/02						

NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceel 0.2 sm n (0.010 COM Inters)
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com