Data Sheet

June 6, 2006

ITU CO/PABX SLIC with Low Power Standby

intercil

The HC5515 is a subscriber line interface circuit which is interchangeable with Ericsson's PBL3860 for distributed central office applications. Enhancements include immunity to circuit latch-up during hot plug and absence of false signaling in the presence of longitudinal currents.

The HC5515 is fabricated in a High Voltage Dielectrically Isolated (DI) Bipolar Process that eliminates leakage currents and device latch-up problems normally associated with junction isolated ICs. The elimination of the leakage currents results in improved circuit performance for wide temperature extremes. The latch free benefit of the DI process guarantees operation under adverse transient conditions. This process feature makes the HC5515 ideally suited for use in harsh outdoor environments.

Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HC5515CM	HC5515CM	0 to 70	28 Ld PLCC	N28.45
HC5515CMZ (Note)	HC5515C117	10^{0} to 7	28d_PLC(′PԻ-fr∈e)	N28.45

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features

- DI Monolithic High Voltage Process
- Programmable Current Feed (20mA to 60mA)
- Programmable Loop Current Detector Threshold and Battery Feed Characteristics
- Ring Trip Detection
- Compatible with Ericsson's PBL3860
- Thermal Shutdown
- On-Hook Transmission
- Wide Battery Voltage Range (-24V to -58V)
- · Low Standby Power
- -40°C to 85°C Ambient Temperature Range
- Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

Digital Loop Carrier Systems

• Fiber-In-The-Loop ONUs

Hybrid F ber Soak


• POTS

· Pair Gain

PABX

- Wireless Local Loop
- Refated Literature
 - AN9632, Operation of the HC5523/15 Evaluation Board

Block Diagram



www.BDTIC.com/Intersil

Absolute Maximum Ratings

_
Temperature, Humidity Storage Temperature Range Operating Temperature Range -40°C to 110°C Operating Junction Temperature Range
Power Supply (-40°C \leq T _A \leq 85°C)
Supply Voltage V _{CC} to GND 0.5V to 7V
Supply Voltage V _{EE} to GND7V to 0.5V
Supply Voltage V _{BAT} to GND
Ground
Voltage between AGND and BGND
Relay Driver
Ring Relay Supply Voltage0V to 20V
Ring Relay Current
Ring Trip Comparator
Input VoltageV _{BAT} to 0V
Input Current
Digital Inputs, Outputs (C1, C2, E0, DET)
Input Voltage <u></u>
Output Voltage (DET Not Active)
Output Current (DET)5mA
Tipx and Ringx Terminals (-40°C \leq T _A \leq 85°C)
Tipx or Ringx Voltage, Continuous (Referenced to GND)V _{BAT} to +2V
Tipx or Ringx, Pulse < 10ms, T_{REP} > 10s V_{BAT} -20V to +5V
Tipx or Ringx, Pulse < 10μ s, T _{REP} > 10s V _{BAT} -40V to +10V
Tipx or Ringx, Pulse < 250ns, T_{REP} > 10s V_{BAT} -70V to +15V
Tipx or Ringx Current
ESD Rating

Thermal Information

Thermal Resistance (Typical, Note 1) 28 Lead PLCC Package	θ _{JA} (°C/W) 53
Continuous Power Dissipation at 70°C	
28 Lead PLCC Package	
Package Power Dissipation at 70°C, t < 100ms, t _{REP} >	
28 Lead PLCC Package	4W
Derate above	70°C
PDIP Package	.18.8mW/°C
PLCC Package	.18.8mW/°C
Maximum Junction Temperature Range40	0°C to 150°C
Maximum Storage Temperature Range6	5°C to 150°C
Maximum Lead Temperature (Soldering 10s) (PLCC - Lead Tips Only)	300°C

Die Characteristics

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

ersi valuation Coopard inflee air. 1. θ_{JA} is measured npone un


Typical Operating Conditions

These represent the conditions under which the part was developed and are suggested as guidelines.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Case Temperature		-40	-	100	°C
V _{CC} with Respect to AGND	-40°C to 85°C	4.75	-	5.25	V
V _{EE} with Respect to AGND	-40°C to 85°C	-5.25	-	-4.75	V
V _{BAT} with Respect to BGND	-40°C to 85°C	-58	-	-24	V

Electrical Specifications

 $\begin{array}{l} T_{A}=0^{\circ}C \text{ to } 70^{\circ}C, \ V_{CC}=+5V \pm 5\%, \ V_{EE}=-5V \pm 5\%, \ V_{BAT}=-48V, \ AGND=BGND=0V, \ R_{DC1}=R_{DC2}=41.2k\Omega, \\ R_{D}=39k\Omega, \ R_{SG}=0\Omega, \ R_{F1}=R_{F2}=0\Omega, \ C_{HP}=10nF, \ C_{DC}=1.5\mu F, \ Z_{L}=600\Omega, \ Unless \ Otherwise \ Specified. \end{array}$



 $\begin{array}{l} T_{A}=0^{\circ}C \text{ to } 70^{\circ}C, V_{CC}=+5V \pm 5\%, V_{EE}=-5V \pm 5\%, V_{BAT}=-48V, \\ AGND=BGND=0V, \\ R_{D}=39k\Omega, \\ R_{SG}=0\Omega, \\ R_{F1}=R_{F2}=0\Omega, \\ C_{HP}=10nF, \\ C_{DC}=1.5\mu F, \\ Z_{L}=600\Omega, \\ Unless \\ Otherwise \\ Specified. \\ \textbf{(Continued)} \end{array}$



4

 $\begin{array}{l} T_{A}=0^{\circ}C \text{ to } 70^{\circ}C, \ V_{CC}=+5V \pm 5\%, \ V_{EE}=-5V \pm 5\%, \ V_{BAT}=-48V, \ AGND=BGND=0V, \ R_{DC1}=R_{DC2}=41.2k\Omega, \\ R_{D}=39k\Omega, \ R_{SG}=0\Omega, \ R_{F1}=R_{F2}=0\Omega, \ C_{HP}=10nF, \ C_{DC}=1.5\mu F, \ Z_{L}=600\Omega, \ Unless \ Otherwise \ Specified. \\ \textbf{(Continued)} \end{array}$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS			
TIP-RING Open Loop Metallic Voltage, V _{TR}	$V_{BAT} = -52V, R_{SG} = 0\Omega$		-	47	V			
4-WIRE TRANSMIT PORT (V _{TX})								
Overload Level	Z _L > 20kΩ, 1% THD (Note 12, Figure 7)	3.1	-	-	V _{PEAK}			
Output Offset Voltage	E _G = 0, Z _L = ∞ (Note 13, Figure 7)	-60	-	60	mV			
Output Impedance (Guaranteed by Design)	0.2kHz < f < 03.4kHz	-	5	20	W			
2-Wire to 4-Wire (Metallic to V_{TX}) Voltage Gain	0.3kHz < f < 03.4kHz (Note 14, Figure 7)	0.98	1.0	1.02	V/V			




FIGURE 6. TWO-WIRE RETURN LOSS





FIGURE 7. OVERLOAD LEVEL (4-WIRE TRANSMIT PORT), OUTPUT OFFSET VOLTAGE, 2-WIRE TO 4-WIRE VOLTAGE GAIN AND HARMONIC DISTORTION

4-WIRE RECEIVE PORT (RSN)					
DC Voltage	I _{RSN} = 0mA	-	0	-	V
R _X Sum Node Impedance (Gtd by Design)	0.2k lz { f < 3.4kH=	nto	rci	20	W
Current Gain-RSN of Metallio	D.3k Iz 4 3 4kHz (Note 15, Figure 8)	90	100	1100	Ratio
FREQUENCY RESPONSE (OFF-HOOK)		·			
2-Wire to 4-Wire	0dBm at 1.0kHz, E _{RX} = 0V 0.3kHz < f < 3.4kHz (Note 16, Figure 9)	-0.2	-	0.2	dB
4-Wire to 2-Wire	0dBm at 1.0kHz, $E_G = 0V$ 0.3kHz < f < 3.4kHz (Note 17, Figure 9)	-0.2	-	0.2	dB
4-Wire to 4-Wire	0dBm at 1.0kHz, $E_G = 0V$ 0.3kHz < f < 3.4kHz (Note 18, Figure 9)	-0.2	-	0.2	dB
INSERTION LOSS		·			
2-Wire to 4-Wire	0dBm, 1kHz (Note 19, Figure 9)	-0.2	-	0.2	dB
4-Wire to 2-Wire	0dBm, 1kHz (Note 20, Figure 9)	-0.2	-	0.2	dB
GAIN TRACKING (Ref = -10dBm, at 1.0kHz)					
2-Wire to 4-Wire	+3dBm to +7dBm (Note 21, Figure 9)	-0.15	-	0.15	dB
2-Wire to 4-Wire	-40dBm to +3dBm (Note 21, Figure 9)	-0.1	-	0.1	dB
2-Wire to 4-Wire	-55dBm to -40dBm (Note 21, Figure 9)	-0.2	-	0.2	dB
4-Wire to 2-Wire	-40dBm to +7dBm (Note 22, Figure 9)	-0.1	-	0.1	dB

 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = +5V \pm 5\%, V_{EE} = -5V \pm 5\%, V_{BAT} = -48V, AGND = BGND = 0V, R_{DC1} = R_{DC2} = 41.2k\Omega, R_{D} = 39k\Omega, R_{SG} = 0\Omega, R_{F1} = R_{F2} = 0\Omega, C_{HP} = 10nF, C_{DC} = 1.5\mu F, Z_{L} = 600\Omega, Unless Otherwise Specified.$ **(Continued)**




Electrical Specifications

 $\begin{array}{l} T_{A}=0^{\circ}C \text{ to } 70^{\circ}C, \ V_{CC}=+5V \pm 5\%, \ V_{EE}=-5V \pm 5\%, \ V_{BAT}=-48V, \ AGND=BGND=0V, \ R_{DC1}=R_{DC2}=41.2k\Omega, \\ R_{D}=39k\Omega, \ R_{SG}=0\Omega, \ R_{F1}=R_{F2}=0\Omega, \ C_{HP}=10nF, \ C_{DC}=1.5\mu F, \ Z_{L}=600\Omega, \ Unless \ Otherwise \ Specified. \\ \textbf{(Continued)} \end{array}$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RING TRIP DETECTOR (DT, DR)					
Offset Voltage	Source Res = 0	-20	-	20	mV
Input Bias Current	Source Res = 0	-360	-	360	nA
Input Common-Mode Range	Source Res = 0	V _{BAT} +1	-	0	V
Input Resistance	Source Res = 0, Unbalanced	1	-	-	MΩ
	Source Res = 0, Balanced	3	-	-	MΩ
RING RELAY DRIVER			ļ	ł	ł
V _{SAT} at 25mA	I _{OL} = 25mA	-	0.2	0.6	V
Off-State Leakage Current	V _{OH} = 12V	-	-	10	μΑ
DIGITAL INPUTS (E0, C1, C2)		-			
Input Low Voltage, V _{IL}		0	-	0.8	V
Input High Voltage, V _{IH}		2	-	V _{CC}	V
Input Low Current, IIL: C1, C2	$V_{IL} = 0.4V$	-200	-	-	μΑ
Input Low Current, I _{IL} : E0	$V_{IL} = 0.4V$	-100	-	-	μA
Input High Current	V _{IH} = 2.4V	-	-	40	μA
DETECTOR OUTPUT (DET)					
Output Low Voltage, V _{OL}	I _{OL} = 2mA	-	-	0.45	V
Output High Voltage, V _{OH}	I _{OH} = 100μA	2.7	-	-	V
Internal Pull-Up Resistor		8	15	25	kΩ
POWER DISSIPATION (V _{BAT} = -48V)				1	1
Open Circuit State		nto	23.3	70	mW
On-Hook, Standby WWW 🔒 D			372	85	mW
On-Hook, Active	$C1 = 0, C2 = 1, R_L = High Impedance$	-	110	300	mW
Off-Hook, Active	$C1 = 0, C2 = 1, R_L = 600\Omega$	-	1.1	1.4	W
TEMPERATURE GUARD			I	1	1
Thermal Shutdown		150	-	180	°C
SUPPLY CURRENTS (V _{BAT} = -28V)			I	1	1
Open Circuit State (C1, 2 = 0, 0)	ICC	-	1.3	2.8	mA
On-Hook	I _{EE}	-	0.6	2.0	mA
	IBAT	-	0.35	1.2	mA
Standby State (C1, 2 = 1, 1)	I _{CC}	-	1.6	3.5	mA
On-Hook	IEE	-	0.62	2.0	mA
	IBAT	-	0.55	1.6	mA
		-		0.5	mA
		-	3.7	9.5	
Active State (C1, 2 = 0, 1) On-Hook	lcc	-	3.7 1.1	9.5 4.0	mA
On-Hook	lcc	-	1.1	4.0	mA
		-	1.1	4.0	mA

5 $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5V \pm 5\%$, $V_{EE} = -5V \pm 5\%$, $V_{BAT} = -48V$, AGND = BGND = 0V, $R_{DC1} = R_{DC2} = 41.2k\Omega$, $R_D = 39k\Omega$, $R_{SG} = 0\Omega$, $R_{F1} = R_{F2} = 0\Omega$, $C_{HP} = 10$ nF, $C_{DC} = 1.5\mu$ F, $Z_L = 600\Omega$, Unless Otherwise Specified. (Continued)



Circuit Operation and Design Information

The HC5515 is a current feed voltage sense **S**ubscriber Line Interface **C**ircuit (SLIC). This means that for short loop applications the SLIC provides a programed constant current to the tip and ring terminals while sensing it et p to ring voltage.

The following discussion separates the SLIC's operation into its DC and AC paths, then follows up with additional circuit and design information.

Constant Loop Current (DC) Path

SLIC in the Active Mode

The DC path establishes a constant loop current that flows out of tip and into the ring terminal. The loop current is programmed by resistors R_{DC1} , R_{DC2} and the voltage on the R_{DC} pin (Figure 12). The R_{DC} voltage is determined by the voltage across R_1 in the saturation guard circuit. Under constant current feed conditions, the voltage drop across R_1 sets the R_{DC} voltage to -2.5V. This occurs when current flows through R_1 into the current source I_2 . The R_{DC} voltage establishes a current (I_{RSN}) that is equal to $V_{RDC}/(R_{DC1} + R_{DC2})$. This current is then multiplied by 1000, in the loop current circuit, to become the tip and ring loop currents.

For the purpose of the following discussion, the saturation guard voltage is defined as the maximum tip to ring voltage at which the SLIC can provide a constant current for a given battery and overhead voltage. For loop resistances that result in a tip to ring voltage less than the saturation guard voltage the loop current is defined as:

(EQ. 1)

where: I_L = Constant loop current, and

 R_{DC1} and R_{DC2} = Loop current programming resistors.


Capacitor C_{DC} between R_{DC1} and R_{DC2} removes the VF signals from the battery feed control loop. The value of C_{DC} is determined by Equation 2:

$$C_{DC} = T \times \left(\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}}\right)$$
(EQ. 2)

where T = 30ms.

NOTE: The minimum C_{DC} value is obtained if $R_{DC1} = R_{DC2}$.

Figure 13 illustrates the relationship between the tip to ring voltage and the loop resistance. For a 0 Ω loop resistance both tip and ring are at V_{BAT}/2. As the loop resistance increases, so does the voltage differential between tip and ring. When this differential voltage becomes equal to the saturation guard voltage, the operation of the SLIC's loop feed changes from a constant current feed to a resistive feed. The loop current in the resistive feed region is no longer constant but varies as a function of the loop resistance.







Figure 14 shows the relationship between the saturation guard voltage, the loop current and the loop resistance. Notice from Figure 14 that for a loop resistance <1.2k Ω (R_{SG} = 4.0k Ω) the SLIC is operating in the constant current feed region and for resistances >1.2k Ω the SLIC is operating in the resistive feed region. Operation in the resistive feed region allows long loop and off-hook transmission by keeping the tip and ring voltages off the rails. Operation in this region is transparent to the customer.



The Saturation Guard circuit (Figure 12) monitors the tip to ring voltage via the transconductance amplifier A₁. A₁ generates a current that is proportional to the tip to ring voltage difference. I₁ is internally set to sink all of A₁'s current until the tip to ring voltage exceeds 12.5V. When the tip to ring voltage exceeds 12.5V (with no R_{SG} resistor) A₁ supplies more current than I₁ can sink. When this happens A₂ amplifies its input current by a factor of 12 and the current through R₁ becomes the difference between I₂ and the output current from A₂. As the current from A₂ increases, the voltage ac bas R₁ eccreases and the output ut voltage on R_{DC} decreases Th is result in a correspondin 1 decrease in the loop current. The R_{SG} pin provides the ability to increase the saturation guard reference voltage beyond 12.5V. Equation 3 gives the relationship between the R_{SG} resistor value and the programmable saturation guard reference voltage:

$$V_{SGREF} = 12.5 + \frac{5 \cdot 10^5}{R_{SG} + 17300}$$
 (EQ. 3)
where:

V_{SGREE} = Saturation Guard reference voltage, and

 R_{SG} = Saturation Guard programming resistor.

When the Saturation guard reference voltage is exceeded, the tip to ring voltage is calculated using Equation 4:

$$V_{TR} = R_{L} \times \frac{16.66 + 5 \cdot 10^{5} / (R_{SG} + 17300)}{R_{L} + (R_{DC1} + R_{DC2}) / 600}$$
(EQ. 4)

where:

V_{TR} = Voltage differential between tip and ring, and

R_L = Loop resistance.

For on-hook transmission $R_L = \infty$, Equation 4 reduces to:

$$V_{TR} = 16.66 + \frac{5 \cdot 10^5}{R_{SG} + 17300}$$
(EQ. 5)

The value of R_{SG} should be calculated to allow maximum loop length operation. This requires that the saturation guard reference voltage be set as high as possible without clipping the incoming or outgoing VF signal. A voltage margin of -4V

on tip and -4V on ring, for a total of -8V margin, is recommended as a general guideline. The value of RSG is calculated using Equation 6:

$$R_{SG} = \left(\frac{5 \cdot 10^{5}}{(|V_{BAT}| - V_{MAR}) \times \left(1 + \frac{(R_{DC1} + R_{DC2})}{600R_{L}}\right) - 16.66V} - 17300\right)$$

(EQ. 6)

where:

V_{BAT} = Battery voltage, and

V_{MAR} = Voltage Margin. Recommended value of -8V to allow a maximum overload level of 3.1VPEAK.

For on-hook transmission $R_L = \infty$, Equation 6 reduces to:

$$R_{SG} = \frac{5 \cdot 10^{5}}{|V_{BAT}| - V_{MAR} - 16.66V} - 17300$$
 (EQ. 7)

SLIC in the Standby Mode

Overall system power is saved by configuring the SLIC in the standby state when not in use. In the standby state the tip and ring amplifiers are disabled and internal resistors are connected between tip to ground and ring to VBAT. This connection enables a loop current to flow when the phone goes off-hook. The loop current detector then detects this current and the SLIC is configured in the active mode for voice transmission. The loop current in standby state is calculated as follows:

V_{RX} = Is the analog ground referenced receive signal,

 Z_{RX} = Is used to set the 4-wire to 2-wire gain,

E_G = Is the AC open circuit voltage, and

Z₁ = Is the line impedance.

(AC) 2-Wire Impedance

The AC 2-wire impedance (Z_{TR}) is the impedance looking into the SLIC, including the fuse resistors, and is calculated as follows:

Let $V_{RX} = 0$. Then from Equation 10:

$$TX = Z_{T} \bullet \frac{I_{M}}{1000}$$
(EQ. 12)

ZTR is defined as:

$$Z_{TR} = \frac{V_{TR}}{I_M}$$
(EQ. 13)

Substituting in Equation 9 for VTR:

$$Z_{TR} = \frac{V_{TX}}{I_M} + \frac{2R_F \bullet I_M}{I_M}$$
(EQ. 14)

Substituting in Equation 12 for V_{TX}:

$$Z_{TR} = \frac{Z_T}{1000} + 2R_F$$
 (EQ. 15)

Therefore:

(EQ. 16) $I_{L} \approx \frac{|V_{BAT}| - 3V}{R_1 + 1800\Omega}$ WWW BDT (FQ. 8) COEquation 1 can now be ased to platch the SLIC's

where:

 I_L = Loop current in the standby state,

R_I = Loop resistance, and

V_{BAT} = Battery voltage.

(AC) Transmission Path

SLIC in the Active Mode

Figure 15 shows a simplified AC transmission model. Circuit analysis yields the following design equations:

$$V_{TR} = V_{TX} + I_M \bullet 2R_F$$
 (EQ. 9)

$$\frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}} = \frac{I_{M}}{1000}$$
(EQ. 10)

$$V_{TR} = E_{G} - I_{M} \bullet Z_{L}$$
 (EQ. 11)

where.

V_{TR} = Is the AC metallic voltage between tip and ring, including the voltage drop across the fuse resistors R_F, V_{TX} = Is the AC metallic voltage. Either at the ground referenced 4-wire side or the SLIC tip and ring terminals,

 $I_M = Is$ the AC metallic current,

R_F = Is a fuse resistor,

 Z_T = Is used to set the SLIC's 2-wire impedance,

impedance to any known line impedance (Z_{TR}).

Example:

Calculate Z_T to make $Z_{TR} = 600\Omega$ in series with 2.16µF. $R_F = 20\Omega$.

$$Z_{T} = 1000 \bullet \left(600 + \frac{1}{j\omega \bullet 2.16 \bullet 10^{-6}} - 2 \bullet 20 \right)$$

 $Z_T = 560 k\Omega$ in series with 2.16nF.

(AC) 2-Wire to 4-Wire Gain

The 2-wire to 4-wire gain is equal to V_{TX}/ V_{TR}. From Equations 9 and 10 with $V_{RX} = 0$:

$$A_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T / 1000}{Z_T / 1000 + 2R_F}$$
(EQ. 17)

(AC) 4-Wire to 2-Wire Gain

The 4-wire to 2-wire gain is equal to V_{TR}/V_{RX}. From Equations 9, 10 and 11 with $E_G = 0$:

$$A_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \bullet \frac{Z_L}{\frac{Z_T}{1000} + 2R_F + Z_L}$$
(EQ. 18)




FIGURE 15. SIMPLIFIED AC TRANSMISSION CIRCUIT

For applications where the 2-wire impedance (Z_{TR} , Equation 15) is chosen to equal the line impedance (ZL), the expression for A₄₋₂ simplifies to:


$$A_{4-2} = -\frac{Z_T}{Z_{RX}} \bullet \frac{1}{2}$$
(EQ. 19)

(AC) 4-Wire to 4-Wire Gain

Example:

Given: $R_{TX} = 20k\Omega$, $Z_{RX} = 280k\Omega$, $Z_T = 562k\Omega$ (standard value), $R_F = 20\Omega$ and $Z = 600\Omega$,

The value of $Z_B = 18.7 k\Omega$



Transhybrid Circuit

The purpose of the transhybrid circuit is to remove the receive signal (V_{RX}) from the transmit signal (V_{TX}), thereby preventing an echo on the transmit side. This is accomplished by using an external op amp (usually part of the CODEC) and by the inversion of the signal from the 4-wire receive port (RSN) to the 4-wire transmit port (V_{TX}). Figure 16 shows the transhybrid circuit. The input signal will be subtracted from the output signal if I₁ equals I₂. Node analysis yields the following equation:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_B} = 0$$
 (EQ. 21)

The value of Z_B is then:

$$Z_{B} = -R_{TX} \bullet \frac{V_{RX}}{V_{TX}}$$
(EQ. 22)

Where V_{RX}/V_{TX} equals 1/ A₄₋₄.

Therefore:

$$Z_{B} = R_{TX} \bullet \frac{Z_{RX}}{Z_{T}} \bullet \frac{\frac{Z_{T}}{1000} + 2R_{F} + Z_{L}}{Z_{L} + 2R_{F}}$$
 (EQ. 23)



Z_{RX}

Supervisory Functions

RSN

The loop current and the ring trip detector outputs are multiplexed to a single logic output pin called DET. See Table 1 to determine the active detector for a given logic input. For further discussion of the logic circuitry see section titled "Digital Logic Inputs".

Before proceeding with an explanation of the loop current detector and the longitudinal impedance, it is important to understand the difference between a "metallic" and "longitudinal" loop currents. Figure 17 illustrates 3 different types of loop current encountered.

Case 1 illustrates the metallic loop current. The definition of a metallic loop current is when equal currents flow out of tip and into ring. Loop current is a metallic current.

CODEC/

FILTER

Cases 2 and 3 illustrate the longitudinal loop current. The definition of a longitudinal loop current is a common mode current, that flows either out of or into tip and ring simultaneously. Longitudinal currents in the on-hook state result in **equal** currents flowing through the sense resistors R₁ and R₂ (Figure 17). And longitudinal currents in the off-hook state result in **unequal** currents flowing through the sense resistors R₁ and R₂. Notice that for case 2, longitudinal currents flowing away from the SLIC, the current through R₁ is the metallic loop current plus the longitudinal current; whereas the current through R₂ is the metallic loop current minus the longitudinal current. Longitudinal currents are generated when the phone line is influenced by magnetic fields (e.g., power lines).

Loop Current Detector

Figure 17 shows a simplified schematic of the loop current detector. The loop current detector works by sensing the metallic current flowing through resistors R_1 and R_2 . This results in a current (I_{RD}) out of the transconductance amplifier (gm_1) that is equal to the product of gm_1 and the metallic loop current. I_{RD} then flows out the R_D pin and through resistor R_D to V_{EE} . The value of I_{RD} is equal to:

$$I_{RD} = \frac{|I_{TIP} - I_{RING}|}{600} = \frac{I_L}{300}$$
 (EQ. 24)

The I_{RD} current results in a voltage drop across R_D that is compared to an internal 1.25V reference voltage. When the voltage drop across R_D exceeds 1.25V and the logic is configured for logic or detection, the \overline{DET} pin gces low.

The hysteresis resistor R_H adds an additional voltage effectively across R_D , causing the on-hook to off-hook threshold to be slightly higher than the off-hook to on-hook threshold.

Taking into account the hysteresis voltage, the typical value of R_D for the on-hook to off-hook condition is:

Taking into account the hysteresis voltage, the typical value of R_D for the off-hook to on-hook condition is:

$$R_{D} = \frac{375}{I_{OFF-HOOK \text{ to } ON-HOOK}}$$
(EQ. 26)

A filter capacitor (C_D) in parallel with R_D will improve the accuracy of the trip point in a noisy environment. The value of this capacitor is calculated using the following Equation:

$$C_{D} = \frac{T}{R_{D}}$$
(EQ. 27)

where: T = 0.5ms.

Ring Trip Detector

Ring trip detection is accomplished with the internal ring trip comparator and the external circuitry shown in Figure 18. The process of ring trip is initiated when the logic input pins are in the following states: E0 = 0, C1 = 1 and C2 = 0. This logic condition connects the ring trip comparator to the DET output, and causes the Ringrly pin to energize the ring relay. The ring relay connects the tip and ring of the phone to the external circuitry in Figure 18. When the phone is on-hook the DT pin is more positive than the DR pin and the DET output is high. For off-hook conditions DR is more positive than DT and DET goes low. When DET goes low, indicating that the phone has gone off-hook, the SLIC is commanded by the logic inputs to go into the active state. In the active state, tip and ring are once again connected to the phone and pormal operation ensures.

s low. CO and normal operation ensues

Figure 18 mustrates battery backed unbalanced ring injected ringing. For tip injected ringing just reverse the leads to the phone. The ringing source could also be balanced.

NOTE: The $\overline{\text{DET}}$ output will toggle at 20Hz because the DT input is not completely filtered by C_{RT}. Software can examine the duty cycle and determine if the $\overline{\text{DET}}$ pin is low for more that half the time, if so the off-hook condition is indicated.




FIGURE 17. LOOP CURRENT DETECTOR




FIGURE 18. RING TRIP CIRCUIT FOR BATTERY BACKED RINGING

Longitudinal Impedance

The feedback loop described in Figure 19(A, B) realizes the desired longitudinal impedances from tip to ground and from ring to ground. Nominal longitudinal impedance is resistive and in the order of 22Ω .

In the presence of longitudinal currents this circuit attenuates the voltages that would otherwise appear at the tip and ring terminals, to levels well within the common mode range of the SLIC. In fact, longitudinal currents may exceed the programmed DC loop current with condistoring the SLIC's VF transmission caractilities.

The function of this circuit is to maintain the tip and ring voltages symmetrically around $V_{BAT}/2$, in the presence of longitudinal currents. The differential transconductance amplifiers G_T and G_R accomplish this by sourcing or sinking the required current to maintain V_C at $V_{BAT}/2$.

When a longitudinal current is injected onto the tip and ring inputs, the voltage at VC moves from it's equilibrium value $V_{BAT}/2$. When VC changes by the amount DVC, this change appears between the input terminals of the differential

transconductance amplifiers GT and GR. The output of GT and GR are the differential currents DI1 and DI2, which in turn feed the differential inputs of current sources IT and IR respectively. IT and IR have current gains of 250 single ended and 500 differentially, thus leading to a change in IT and IR that is equal to 500(DI) and 500(DI2).

The circuit shown in Figure 19(B) illustrates the tip side of the longitudinal network. The advantages of a differential input current source are: improved noise since the noise due to current source $2I_0$ is now correlated, power savings due to differential current gain and minimized offset error at the Operational Amplifier inputs via the two $5k\Omega$ resistors.

Digital Logic Inputs

Table 1 is the logic truth table for the TTL compatible logic input pins. The HC5515 has an enable input pin (E0) and two control inputs pins (C1, C2).

The enable pin E0 is used to enable or disable the $\overline{\text{DET}}$ output pin. The $\overline{\text{DET}}$ pin is enabled if E0 is at a logic level 0 and disabled if E0 is at a logic level 1.

A combination of the control pins C1 and C2 is used to select 1 of the 4 possible operating states. A description of each operating state and the control logic follow:

Open Circuit State (C1 = 0, C2 = 0)

In this state the SLIC is effectively off. All detectors and both the till and rin; line drive amplifiers are powered down presen in ; a high m edance to the line. Power dissipation is at a minimum.

Active State (C1 = 0, C2 = 1)

The tip output is capable of sourcing loop current and for open circuit conditions is about -4V from ground. The ring output is capable of sinking loop current and for open circuit conditions is about V_{BAT} +4V. VF signal transmission is normal. The loop current detector is active, E0 determines if the detector is gated to the \overline{DET} output.




FIGURE 19. LONGITUDINAL IMPEDANCE NETWORK

Ringing State (C1 = 1, C2 = 0)

The ring relay driver and the ring trip detector are activated. Both the tip and ring line drive amplifiers are powered down. Both tip and ring are disconnected from the line via the external ring relay.

Standby State (C1 = 1, C2 = 1)

Both the tip and ring line drive amplifiers are powered down. Internal resistors are connected between tip to ground and ring to V_{BAT} to allow loop current detect in an off-hook condition. The loop current and ground key detectors are both active, E0 determines if the detector is gated to the \overline{DET} output.

AC Transmission Circuit Stability

To ensure stability of the AC transmission feedback loop two compensation capacitors C_{TC} and C_{RC} are required. Figure 20 (Application Circuit) illustrates their use. Recommended value is 2200pF.

AC-DC Separation Capacitor, CHP

The high pass filter capacitor connected between pins HPT and HPR provides the separation between circuits sensing tip to ring DC conditions and circuits processing AC signals. A 10nf C_{HP} will position the low end frequency response 3dB break point at 48Hz. Where:

operating conditions and allows negative surges to be returned to system ground.

The fuse resistors (R_F) serve a dual purpose of being nondestructive power dissipaters during surge and fuses when the line in exposed to a power cross.

Power-Up Sequence

The HC5515 has **no** required power-up sequence. This is a result of the **D**ielectrically Isolated (DI) process used in the fabrication of the part. By using the DI process, care is no longer required to insure that the substrate be kept at the most negative potential as with junction isolated ICs.

Printed Circuit Board Layout

Care in the printed circuit board layout is essential for proper operation. All connections to the RSN pin should be made as close to the device pin as possible, to limit the interference that might be injected into the RSN terminal. It is good practice to surround the RSN pin with a ground plane.

The analog and digital grounds should be tied together at the device.

where R_{HP} = 33 WW.BDTIC.com/Intersil

(EQ. 28)

Thermal Shutdown Protection

 $f_{3dB} = \frac{1}{(2 \bullet \pi \bullet R_{HP} \bullet C_{HP})}$

The HC5515's thermal shutdown protection is invoked if a fault condition on the tip or ring causes the temperature of the die to exceed 160°C. If this happens, the SLIC goes into a high impedance state and will remain there until the temperature of the die cools down by about 20°C. The SLIC will return back to its normal operating mode, providing the fault condition has been removed.

Surge Voltage Protection

The HC5515 must be protected against surge voltages and power crosses. Refer to "Maximum Ratings" TIPX and RINGX terminals for maximum allowable transient tip and ring voltages. The protection circuit shown in Figure 20 utilizes diodes together with a clamping device to protect tip and ring against high voltage transients.

Positive transients on tip or ring are clamped to within a couple of volts above ground via diodes D_1 and D_2 . Under normal operating conditions D_1 and D_2 are reverse biased and out of the circuit.

Negative transients on tip and ring are clamped to within a couple of volts below ground via diodes D_3 and D_4 with the help of a Surgector. The Surgector is required to block conduction through diodes D_3 and D_4 under normal

SLIC Operating States

TABLE 1. LOGIC TRUTH TABLE

E0	C1	C2	SLIC OPERATING STATE	ACTIVE DETECTOR	DET OUTPUT
0	0	0	Open Circuit	No Active Detector	Logic Level High
0	0	1	Active	Loop Current Detector	Loop Current Status
0	1	0	Ringing	Ring Trip Detector	Ring Trip Status
0	1	1	Standby	Loop Current Detector	Loop Current Status
1	0	0	Open Circuit	No Active Detector)
1	0	1	Active	Loop Current Detector	
1	1	0	Ringing	Ring Trip Detector	Logic Level High
1	1	1	Standby	Loop Current Detector]]

Notes

- 2. Overload Level (Two-Wire port) The overload level is specified at the 2-wire port (V_{TR0}) with the signal source at the 4-wire receive port (E_{RX}). I_{DCMET} = 30mA, R_{SG} = $4k\Omega$, increase the amplitude of E_{RX} until 1% THD is measured at V_{TBO}. Reference Figure 1.
- 3. Longitudinal Impedance The longitudinal impedance is computed using the following equations, where TIP and RING voltages are referenced to ground. LZT, LZB, VT, VB, AB and A_T are defined in Figure 2.

(TIP) $L_{ZT} = V_T / A_T$, ence F gure 7). Increase the amplitude of E_G until 1% THD is measured at $\gamma_{T>0}$. We hat be gain from the 2-wire port to the 4-wire port is equal to 1. (RING) $L_{ZR} = VAAR B D$ where: $E_L = 1V_{RMS}$ (0Hz to 100Hz).

- 4. Longitudinal Current Limit (Off-Hook Active) Off-Hook (Active, $C_1 = 1$, $C_2 = 0$) longitudinal current limit is determined by increasing the amplitude of EL (Figure 3A) until the 2-wire longitudinal balance drops below 45dB. DET pin remains low (no false detection).
- 5. Longitudinal Current Limit (On-Hook Standby) On-Hook (Active, C₁ = 1, C₂ = 1) longitudinal current limit is determined by increasing the amplitude of E_I (Figure 3B) until the 2-wire longitudinal balance drops below 45dB. DET pin remains high (no false detection).
- 6. Longitudinal to Metallic Balance The longitudinal to metallic balance is computed using the following equation:

BLME = 20 • log (E_L/V_{TR}), where: E_L and V_{TR} are defined in Figure 4.

- 7. Metallic to Longitudinal FCC Part 68, Para 68.310 The metallic to longitudinal balance is defined in this spec.
- 8. Longitudinal to Four-Wire Balance The longitudinal to 4-wire balance is computed using the following equation:

 $BLFE = 20 \bullet \log (E_L/V_{TX})$; E_L and V_{TX} are defined in Figure 4.

9. Metallic to Longitudinal Balance - The metallic to longitudinal balance is computed using the following equation:

 $BMLE = 20 \bullet \log (E_{TR}/V_L), E_{RX} = 0,$

where: E_{TR} , V_L and E_{RX} are defined in Figure 5.

10. Four-Wire to Longitudinal Balance - The 4-wire to longitudinal balance is computed using the following equation:

BFLE = 20 • log (E_{BX}/V_I), E_{TB} = source is removed.

where: E_{RX} , V_L and E_{TR} are defined in Figure 5.

11. Two-Wire Return Loss - The 2-wire return loss is computed using the following equation:

 $r = -20 \cdot \log (2V_M/V_S).$

where: Z_D = The desired impedance; e.g., the characteristic impedance of the line, nominally 600Ω . (Reference Figure 6).

- 12. Overload Level (4-Wire port) The overload level is specified at the 4-wire transmit port (V_{TXO}) with the signal source (E_G) at the 2-wire port, I_{DCMET} = 23mA, Z_L = 20k Ω , R_{SG} = 4k Ω (Refer-
- 13. Output Offset Voltage The output offset voltage is specified with the following conditions: E_G = 0, I_{DCMET} = 23mA, Z_L = $\,\infty$ and is measured at $V_{TX}.~E_G,~I_{DCMET},~V_{TX}$ and Z_L are defined in Figure 7. Note: I_{DCMET} is established with a series 600Ω resistor between tip and ring.
- 14. Two-Wire to Four-Wire (Metallic to VTX) Voltage Gain The 2-wire to 4-wire (metallic to V_{TX}) voltage gain is computed using the following equation.

 $G_{2-4} = (V_{TX}/V_{TR}), E_G = 0 dBm0, V_{TX}, V_{TR}$, and E_G are defined in Figure 7.

15. Current Gain RSN to Metallic - The current gain RSN to Metallic is computed using the following equation:

$$\begin{split} & \mathsf{K} = \mathsf{I}_M \left[(\mathsf{R}_{DC1} + \mathsf{R}_{DC2}) / (\mathsf{V}_{RDC} - \mathsf{V}_{RSN}) \right] \quad \mathsf{K}, \, \mathsf{I}_M, \, \mathsf{R}_{DC1}, \, \mathsf{R}_{DC2}, \\ & \mathsf{V}_{RDC} \text{ and } \mathsf{V}_{RSN} \text{ are defined in Figure 8.} \end{split}$$

16. Two-Wire to Four-Wire Frequency Response - The 2-wire to 4-wire frequency response is measured with respect to $E_G = 0dBm$ at 1.0kHz, $E_{BX} = 0V$, $I_{DCMFT} = 23mA$. The frequency response is computed using the following equation:

 $F_{2-4} = 20 \bullet \log (V_{TX}/V_{TR})$, vary frequency from 300Hz to 3.4kHz and compare to 1kHz reading.

V_{TX}, V_{TR}, and E_G are defined in Figure 9.

17. Four-Wire to Two-Wire Frequency Response - The 4-wire to 2-wire frequency response is measured with respect to $E_{RX} = 0dBm$ at 1.0kHz, $E_{G} = 0V$, $I_{DCMET} = 23mA$. The frequency response is computed using the following equation:

 $F_{4-2} = 20 \cdot \log (V_{TB}/E_{BX})$, vary frequency from 300Hz to

3.4kHz and compare to 1kHz reading.

 V_{TR} and E_{RX} are defined in Figure 9.

18. Four-Wire to Four-Wire Frequency Response - The 4-wire to 4-wire frequency response is measured with respect to $E_{RX} = 0dBm$ at 1.0kHz, $E_G = 0V$, $I_{DCMET} = 23mA$. The frequency response is computed using the following equation:

 $F_{4\text{-}4}$ = 20 \bullet log (V_TX/E_RX), vary frequency from 300Hz to 3.4kHz and compare to 1kHz reading.

V_{TX} and E_{RX} are defined in Figure 9.

19. Two-Wire to Four-Wire Insertion Loss - The 2-wire to 4-wire insertion loss is measured with respect to $E_G = 0dBm$ at 1.0kHz input signal, $E_{RX} = 0$, $I_{DCMET} = 23mA$ and is computed using the following equation:

 $L_{2-4} = 20 \cdot \log (V_{TX}/V_{TR})$

where: V_{TX} , V_{TR} , and E_G are defined in Figure 9. (Note: The fuse resistors, R_F , impact the insertion loss. The specified insertion loss is for R_F = 0).

20. Four-Wire to Two-Wire Insertion Loss - The 4-wire to 2-wire insertion loss is measured based upon $E_{RX} = 0dBm$, 1.0kHz input signal, $E_G = 0$, $I_{DCMET} = 23mA$ and is computed using the following equation:

 $L_{4-2} = 20 \bullet \log (V_{TR}/E_{RX}),$

where: V_{TR} and E_{RX} are defined in Figure 9.

21. Two-Wire to Four-Wire Gain Tracking - The 2-wire to 4-wire gain tracking is referenced to measurements taken for $E_G = -10dBm$, 1.0kHz signal, $E_{RX} = 0$, $I_{DCMET} = 23mA$ and is computed using the following equation.

ide - 100 Bm

10 Don readir

3dBm, or

 $G_{2-4} = 20 \cdot \log (\sqrt{12} \sqrt{12}) \sqrt{12}$ vary amount -55dBm to -40dBin and compare to V_{TX} and V_{TB} are defined in Figure 9.

22. Four-Wire to Two-Wire Gain Tracking - The 4-wire to 2-wire gain tracking is referenced to measurements taken for

 E_{RX} = -10dBm, 1.0kHz signal, E_G = 0, I_{DCMET} = 23mA and is computed using the following equation:

 $G_{4-2} = 20 \cdot \log (V_{TR}/E_{RX})$ vary amplitude -40dBm to +3dBm, or -55dBm to -40dBm and compare to -10dBm reading.

 V_{TR} and E_{RX} are defined in Figure 9. The level is specified at the 4-wire receive port and referenced to a 600Ω impedance level.

- 23. Two-Wire Idle Channel Noise The 2-wire idle channel noise at V_{TR} is specified with the 2-wire port terminated in 600Ω (R_L) and with the 4-wire receive port grounded (Reference Figure 10).
- 24. Four-Wire Idle Channel Noise The 4-wire idle channel noise at V_{TX} is specified with the 2-wire port terminated in 600Ω (R_L). The noise specification is with respect to a 600Ω impedance level at V_{TX} . The 4-wire receive port is grounded (Reference Figure 10).
- 25. Harmonic Distortion (2-Wire to 4-Wire) The harmonic distortion is measured with the following conditions. $E_G = 0dBm$ at 1kHz, $I_{DCMET} = 23mA$. Measurement taken at V_{TX} . (Reference Figure 7).
- 26. Harmonic Distortion (4-Wire to 2-Wire) The harmonic distortion is measured with the following conditions. E_{RX} = 0dBm0. Vary frequency between 300Hz and 3.4kHz, I_{DCMET} = 23mA. Measurement taken at V_{TB}. (Reference Figure 9).
- 27. Constant Loop Current The constant loop current is calculated using the following equation:

 $I_L = 2500 / (R_{DC1} + R_{DC2}).$

[|V AT

28. Standby State Loop Current - The standby state loop current is calculated using the following equation:

R_L ::130], T

29. Power Supply Rejection Ratio - Inject a 100mV_{RMS} signal (50Hz to 4kHz) on V_{BAT}, V_{CC} and V_{EE} supplies. PSRR is computed using the following equation:

25°C.

PSRR = 20 • log (V_{TX}/V_{IN}). V_{TX} and V_{IN} are defined in Figure 11.


Pin Descriptions

PLCC	SYMBOL	DESCRIPTION
1	RING _{SENSE}	Internally connected to output of RING power amplifier.
2	BGND	Battery Ground - To be connected to zero potential. All loop current and longitudinal current flow from this ground. Internally separate from AGND but it is recommended that it is connected to the same potential as AGND.
4	V _{CC}	+5V power supply.
5	RINGRLY	Ring relay driver output.
6	V _{BAT}	Battery supply voltage, -24V to -56V.
7	R _{SG}	Saturation guard programming resistor pin.
8	NC	This pin is used during manufacturing. This pin is to be left open for proper SLIC operation.
9	E0	TTL compatible logic input. Enables the $\overline{\text{DET}}$ output when set to logic level zero and disables $\overline{\text{DET}}$ output when set to a logic level one.
11	DET	Detector output. TTL compatible logic output. A zero logic level indicates that the selected detector was triggered (see Truth Table for selection of Ground Key detector, Loop Current detector or the Ring Trip detector). The DET output is an open collector with an internal pull-up of approximately $15k\Omega$ to V _{CC} .
12	C2	TTL compatible logic input. The logic states of C1 and C2 determine the operating states (Open Circuit, Active, Ringing or Standby) of the SLIC.

Pin Descriptions (Continued)


PLCC	SYMBOL	DESCRIPTION
13	C1	TTL compatible logic input. The logic states of C1 and C2 determine the operating states (Open Circuit, Active, Ringing or Standby) of the SLIC.
14	R _{DC}	DC feed current programming resistor pin. Constant current feed is programmed by resistors R_{DC1} and R_{DC2} connected in series from this pin to the receive summing node (RSN). The resistor junction point is decoupled to AGND to isolate the AC signal components.
15	AGND	Analog ground.
16	RSN	Receive Summing Node. The AC and DC current flowing into this pin establishes the metallic loop current that flows between tip and ring. The magnitude of the metallic loop current is 1000 times greater than the current into the RSN pin. The constant current programming resistors and the networks for program receive gain and 2-wire impedance all connect to this pin.
18	V _{EE}	-5V power supply.
19	V_{TX}	Transmit audio output. This output is equivalent to the TIP to RING metallic voltage. The network for programming the 2-wire input impedance connects between this pin and RSN.
20	HPR	RING side of AC/DC separation capacitor C_{HP} . C_{HP} is required to properly separate the ring AC current from the DC loop current. The other end of C_{HP} is connected to HPT.
21	HPT	TIP side of AC/DC separation capacitor C_{HP} . C_{HP} is required to properly separate the tip AC current from the DC loop current. The other end of C_{HP} is connected to HPR.
22	RD	Loop current programming resistor. Resistor R_D sets the trigger level for the loop current detect circuit. A filter capacitor C_D is also connected between this pin and V_{EE} .
23	DT	Input to ring trip comparator. Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR.
25	ŴW	Input to rink trip comparator Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with houts D rank DR.
26	TIPSENSE	Internally connected to output of tip power amplifier.
27	TIPX	Output of tip power amplifier.
28	RINGX	Output of ring power amplifier.
3, 10 17, 24	N/C	No internal connection.





www.BDTIC.com/Intersil


Application Circuit



NOTES:

- 30. It is recommended that the anodes of D_3 and D_4 be shorted to ground through a battery referenced surgector (SGT27S10).
- 31. To meet the specified 25dB 2-wire return loss at 200Hz, C_{HP} needs to be 20nF, 20%, 100V.

FIGURE 20. APPLICATION CIRCUIT



Plastic Leaded Chip Carrier Packages (PLCC)

N28.45 (JEDEC MS-018AB ISSUE A) 28 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.485	0.495	12.32	12.57	-
D1	0.450	0.456	11.43	11.58	3
D2	0.191	0.219	4.86	5.56	4, 5
E	0.485	0.495	12.32	12.57	-
E1	0.450	0.456	11.43	11.58	3
E2	0.191	0.219	4.86	5.56	4, 5
N	2	8	2	6	

Rev. 2 11/97

- eter impresions are com/intersi 1. Controlling dimension not necessarily e.ac.
- 2. Dimensions and tolerancing per ANSI Y14.5M-1982.
- 3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch (0.25mm) per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line.
- 4. To be measured at seating plane |-C- | contact point.
- 5. Centerline to be determined where center leads exit plastic body.
- 6. "N" is the number of terminal positions.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

