

Data Sheet June 2004 FN4506.2

Balanced PBX/Key System SLIC, Subscriber Line Interface Circuit

The Intersil HC5503T is a low cost Subscriber Line Interface Circuit (SLIC) that replaces the components of a discrete Transformer Analog circuit design. The monolithic integrated design provides improved performance and system reliability.


The HC5503T provides: Current limited DC feed to the subscriber loop, maintains a flat frequency response over the voice band and beyond, has self resetting thermal protection that allows conversation to continue while the fault is present, provides a TTL subscriber off hook indication even in the presence of longitudinal currents, and limits system power consumption on short loops.

The HC5503T provides balanced 2-wire transmission and has excellent longitudinal balance, while providing on hook transmission and longitudinal current rejection in both the on-hook or off-hook conditions.

The SLIC needs only one +5V supply in addition to the main battery supply for loop current and operates over a range of battery voltages (-24V to -58V).

Available in 24SQ packaging. The HC5 50 T is ideally suited as a replacement for discrete line circuits in low cost analog PABXs, small Office/Home Office products or Small Key Systems.

Block Diagram



Features

- · Monolithic Integrated Device
- Controlled Supply of Battery Feed Current for Short Loops (30mA)
- Single +5V Supply
- · Allows Interfacing With All Ringing Systems
- · Switch Hook Detection
- Compatible With Worldwide PBX Performance Requirements
- Low Power Consumption During Standby
- Pb-free Available

Applications

- · PBX Switches (Analog, Digital or ISDN)
- Key Telephone Systems (KTS)
- · ISDN PC Plug in Modems
- ISDN Small Office/Home Office (SOHO) Terminal Adapters (TA)

Ordering Information

(Conputer

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#
HC5503TCB	0 to 75	24 Ld SOIC	M24.3
HC5503TCBZ (Note)	0 to 75	24 Ld SOIC (Pb-free)	M24.3
HC5503TCBZ96 (Note)	0 to 75	24 Ld SOIC Tape & Reel (Pb-free)	M24.3

Telendary Integration) Products

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

Absolute Maximum Ratings (Note 1)

Maximum Continuous Supply Voltages
(V _{BAT})
(V _{CC})
(V _{CC} - V _{BAT})
Relay Drive Voltage (V _{RD})

Operating Conditions

Temperature Range
HC-5503T-5
Positive Supply Voltage (V _{CC})4.75V to 5.25V
Negative Supply Voltage (VBAT)24V to -58V
High Level Logic Input Voltage 2.4\
Low Level Logic Input Voltage

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (°C/W)
SOIC Package	75
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range65	
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Die Characteristics

185
36
137 x 102
Connected
Bipolar-DI

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Unless Otherwise Specified, $V_{BAT} = -48V$, $V_{CC} = 5V$, AG = BG = DG = 0V, Typical Parameters T_A = 25°C. Min-Max Parameters are Over Operating Temperature Range

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Off Hook I _B +	R _L = 600Ω, T _A = 25°C	-	-	5.3	mA
Off Hook I _B -	$R_L = 600\Omega$	-	-	39	mA
Off Hook Loop Current	RT= 1,002	-5	21	-	mA
Off Hook Loop Curve It VV VV	R = 1: 000, V _{BAT} = -4? J _A = 25°C	17.5	5	-	mA
Off Hook Loop Current	$R_L = 200\Omega$	25.5	30	34.5	mA
Switch Hook Detection Threshold	SHD = V _{OL}	10	-	-	mA
	SHD = V _{OH}	1	-	5	mA
Dial Pulse Distortion		0	-	5	μs
Longitudinal Balance 2-Wire Off Hook	$1V_{RMS}$ 200Hz - 3400Hz, (Note 3) IEEE Method $0^{\circ}C \leq T_{A} \leq 75^{\circ}C$	-	65	-	dB
2-Wire On Hook		-	63	-	dB
Tip and Ring to TX, Off Hook		-	58	-	dB
Insertion Loss 2-Wire to TX, RX to 2-Wire	At 1kHz, 0dBm Input Level, Referenced 600Ω	-	±0.05	±0.2	dB
Frequency Response	200 - 3400Hz Referenced to Absolute Loss at 1kHz and 0dBm Signal Level (Note 3)	-	±0.02	±0.05	dB
Idle Channel Noise	(Note 3)				
2-Wire to TX, RX to 2-Wire		-	1	5	dBrnC
		-	-89	-85	dBm0p
Trans Hybrid Loss, RX to TX	Balance Network Set Up for 600Ω Termination at 1kHz	-	40	-	dB
Overload Level, 2-Wire to TX, RX to 2-Wire	V _{CC} = +5V, (Note 3)	2.5	-	-	V _{PEAK}

HC5503T


Electrical Specifications Unless Otherwise Specified, V_{BAT} = -48V, V_{CC} = 5V, AG = BG = DG = 0V, Typical Parameters T_A = 25°C. Min-Max Parameters are Over Operating Temperature Range (Continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Level Linearity	At 1kHz, (Note 3) Referenced to 0dBm Level				
2-Wire to TX, RX to 2-Wire	+3 to -40dBm	-	-	±0.05	dB
	-40 to -50dBm	-	-	±0.1	dB
	-50 to -55dBm	-	-	±0.3	dB
Power Supply Rejection Ratio	(Note 3)				
V _{CC} to 2-Wire	200 - 3400kHz, $R_L = 600Ω$	-	40	-	dB
V _{CC} to Transmit		-	40	-	dB
V _{BAT} to 2-Wire		-	40	-	dB
V _{BAT} to Transmit		-	40	-	dB
Logic Input Current (RS, RC)	$0V \le V_{IN} \le 5V$	-	-	±100	μА
Logic Inputs (RS, RC)					
Logic '0' V _{IL}		-	-	0.8	V
Logic '1' V _{IH}		2.0	-	5.5	V
Logic Output (SHD)					
Logic '0' V _{OL}	I_{LOAD} 800μA, V_{CC} = 5V	-	0.1	0.5	V
Logic '1' V _{OH}	I_{LOAD} 40μA, V_{CC} = 5V	2.7	-	5.0	V

NOTE:

Pinout

HC5503T (SOIC) **TOP VIEW**



^{3.} These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance. www.BDTIC.com/Intersil

Pin Descriptions

24 PIN SOIC	SYMBOL	DESCRIPTION		
1	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a 150Ω feed resistor. Func with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes.		
2	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a 150Ω feed resistor. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes.		
3	V _{CC}	Positive Voltage Source - Most positive supply. V _{CC} is typically 5V.		
4	N/C	No Connect. For proper operation this pin should be left floating.		
5	C ₁	Capacitor - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the voice band hybrid. Typical value is $0.3\mu F$, $30V$.		
6	DGND	Digital Ground - To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit.		
7	RS	This pin should be tied to 5V.		
8	N/C	No Connect. For proper operation this pin should be left floating.		
9	TF	Tip Feed - A low impedance analog output connected to the TIP terminal through a 150Ω feed resistor. Provides voice signals to the telephone set and sink longitudinal current.		
10	RF	Ring Feed - A low impedance analog output connected to the RING terminal through a 150Ω feed resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current.		
11	V _{BAT}	Negative Voltage Source - Most negative supply. V _{BAT} has an operational range of -24V to -58V. Frequently referred to as "battery".		
12	BGND	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.		
13	SHÖV	Switch Hook Detection - A locative LS TI compatible logic output. This pulper is analysis of look currents exceeding 10mA and disabled for loop currents less than 5mA.		
14	N/C	No Connect. For proper operation this pin should be left floating.		
15	N/C	No Connect. For proper operation this pin should be left floating.		
16	N/C	No Connect. For proper operation this pin should be left floating.		
17	N/C	No Connect. For proper operation this pin should be left floating.		
18	T1	Used during production testing. For proper operation this pin should be connected to pin T2.		
19	T2	Used during production testing. For proper operation this pin should be connected to pin T1.		
20	Т3	Used during production testing. For proper operation this pin should be connected to Analog Ground pin AGND.		
21	RX	Receive Input - A high impedance analog input which is internally biased. Capacitive coupling to this input is require AC signals appearing at this input differentially drive the Tip feed and Ring feed terminals, which in turn drive tip and rethrough 300Ω of feed resistance on each side of the line.		
22	N/C	No Connect. For proper operation this pin should be left floating.		
23	AGND	Analog Ground - To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals.		
24	TX	Transmit Output - A low impedance analog output which represents the differential voltage across Tip and Ring. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential.		

NOTE: All grounds (AGND, BGND, and DGND) must be applied before V_{CC} or V_{BAT} . Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.

Applications Diagram




FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC

www.BDTIC.com/Intersil

Typical Component Values

 $C_1 = 0.3 \mu F$, 30V, $\pm 20\%$.

 $C_2 = 0.01 \mu F$, 100V,±20%.

 $C_3 = 0.01 \mu F$, 20V, $\pm 20\%$.

 $C_4 = 0.5 \mu F$, 20V, $\pm 20\%$.

 $C5 = 0.5 \mu F$, 30V, $\pm 20\%$.


 $R_{B1} = R_{B2} = R_{B3} = R_{B4} = 150\Omega.$

PTC used as ring generator ballast.

NOTES:

- 4. Secondary protection diode bridge recommended is a 2A, 200V type.
- 5. All grounds (AG, BG, and DG) must be applied before V_{CC} or V_{BAT}. Failure to do so may result in premature failure of the part. If a user wishes to run separate grounds off a line card, the AG must be applied first.
- 6. Application shows Ring Injected Ringing.

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall of et ce et 0.25r lm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M24.3 (JEDEC MS-013-AD ISSUE C)
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES MILLIMETERS		IETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
В	0.013	0.020	0.33	0.51	9
С	0.0091	0.0125	0.23	0.32	-
D	0.5985	0.6141	15.20	15.60	3
Е	0.2914	0.2992	7.40	7.60	4
е	0.05 BSC		1.27	BSC	-
Н	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	24		2	24	7
α	0°	8º	0°	8º	-

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com