

Monolithic Quad SPST CMOS Analog Switches

The DG411/883 series monolithic CMOS analog switches are drop-in replacements for the popular DG211 and DG212 series devices. They include four independent single pole throw (SPST) analog switches, and TTL and CMOS compatible digital inputs.

These switches feature lower analog ON-resistance ($<35\Omega$) and faster switch time ($t_{ON} < 175\text{ns}$) compared to the DG211 or DG212. Charge injection has been reduced, simplifying sample and hold applications.

The improvements in the DG411/883 series are made possible by using a high voltage silicon-gate process. An epitaxial layer prevents the latch-up associated with older CMOS technologies. The 44V maximum voltage range permits controlling 40V_{P-P} signals. Power supplies may be single-ended from +5V to +34V, or split from $\pm 5\text{V}$ to $\pm 20\text{V}$.

The four switches are bilateral, equally matched for AC or bidirectional signals. The ON-resistance variation with analog signals is quite low over a $\pm 15\text{V}$ analog input range. This permits independent control of turn-on and turn-off times for SPDT configurations, permitting "break-before-make" or "make-before-break" operation with a minimum of external logic.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
DG411AK/883	-55 to +125	16 Ld CerDIP	F16.3

Features


- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- ON-Resistance $<35\text{W}$ Max
- Low Power Consumption ($P_D < 35\text{mW}$)
- Fast Switching Action
 - $t_{ON} < 175\text{ns}$
 - $t_{OFF} < 145\text{ns}$
- Low Charge Injection
- Upgrade from DG211/DG212
- TTL, CMOS Compatible
- Single or Split Supply Operation

Applications

- Audio Switching
- Battery Operated Systems
- Data Acquisition
- Hi-Rel Systems
- Sample and Hold Circuits
- Communication Systems
- Automatic Test Equipment

Pinout

DG411/883,
(16 LD CERDIP)
TOP VIEW



(NC) NO CONNECTION

Functional Diagram Four SPST Switches per Package Switches Shown for Logic “1” Input




TABLE 1. TRUTH TABLE

LOGIC	SWITCH
0	ON
1	OFF

NOTE: Logic “0” $\leq 0.8V$. Logic “1” $\geq 2.4V$.

Pin Description

PIN	SYMBOL	DESCRIPTION
1	IN ₁	Logic Control for Switch 1
2	D ₁	Drain (Output) Terminal for Switch 1
3	S ₁	Source (Input) Terminal for Switch 1
4	V-	Negative Power Supply Terminal
5	GND	Ground Terminal (Logic Common)
6	S ₄	Source (Input) Terminal for Switch 4
7	D ₄	Drain (Output) Terminal for Switch 4
8	IN ₄	Logic Control for Switch 4
9	IN ₃	Logic Control for Switch 3
10	D ₃	Drain (Output) Terminal for Switch 3
11	S ₃	Source (Input) Terminal for Switch 3
12	V _L	Logic Reference Voltage
13	V+	Positive Power Supply Terminal (Substrate)
14	S ₂	Source (Input) Terminal for Switch 2
15	D ₂	Drain (Output) Terminal for Switch 2
16	IN ₂	Logic Control for Switch 2

Electrical Specifications

Device Tested at: $V_+ = +15V$, $V_- = -15V$, $V_L = 5V$, GND = 0V, Unless Otherwise Specified. Parameters with MIN and/or MAX limits are 100% tested at $+25^\circ C$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE (°C)	LIMITS		UNITS
					MIN	MAX	
Charge Injection	Q	$V_G = 0V$, $R_G = 0\Omega$, $T_A = +25^\circ C$, $C_L = 10nF$ (see Figure 2)	9	+25	-100	+100	pC
		+25		+25	-100	+100	pC
	Q	$V_G = 6V$, $R_G = 0\Omega$, $T_A = +25^\circ C$, $C_L = 10nF$, $V_+ = 12V$, $V_- = 0V$ (see Figure 2)	9	+25	-100	+100	pC
		+25		+25	-100	+100	pC

TABLE 2. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (See "Electrical Spec Tables" on page 3 and page 4)
Interim Electrical Parameters (Pre Burn-In)	1
Final Electrical Test Parameters	1 (Note 5), 2, 3, 9, 10, 11
Group A Test Requirements	1, 2, 3, 9, 10, 11
Groups C and D Endpoints	1

NOTE:

5. PDA applies to Subgroup 1 only.



Typical Performance CurvesFIGURE 1. ON-RESISTANCE vs V_D AND POWER SUPPLY VOLTAGE

FIGURE 2. SWITCHING TIME vs TEMPERATURE


Typical Performance Curves (Continued)

FIGURE 3. LEAKAGE CURRENT vs ANALOG VOLTAGE







FIGURE 4. SUPPLY CURRENT vs INPUT SWITCHING FREQUENCY

FIGURE 5. CHARGE INJECTION vs ANALOG VOLTAGE (V_D)FIGURE 6. CHARGE INJECTION vs ANALOG VOLTAGE (V_S)**Test Circuits**


V_O is the steady state output with the switch on.

Feedthrough via switch capacitance may result in spikes at the leading and trailing edge of the output waveform.



NOTE: Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 7A.



Repeat test for all IN and S.

For load conditions, see Specifications C_L (includes fixture and stray capacitance)

$$V_O = V_S \frac{R_L}{R_L + r_{DS(ON)}}$$

FIGURE 7B.
FIGURE 7. SWITCHING TIME





FIGURE 8A.





IN_X dependent on switch configuration input polarity determined by sense of switch

FIGURE 8B.

FIGURE 8. CHARGE INJECTION

Burn-In Circuit



Typical Schematic Diagram (Typical Channel)**Die Characteristics****DIE DIMENSIONS:**2760 μ m x 1780 μ m x 485 \pm 25 μ m**METALLIZATION:**

Type: SiAl

Thickness: 12kÅ \pm 1kÅ**GLASSIVATION:**


Type: Nitride


Thickness: 8kÅ \pm 1kÅ**WORST CASE CURRENT DENSITY:**1.5 x 10⁵A/cm²

www.BDTIC.com/Intersil

Metallization Mask Layout

DG411/883



Ceramic Dual-In-Line Frit Seal Packages (CERDIP)

NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads ($1 \frac{N}{2}, N/2$, and $N/2+1$) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- Dimension Q shall be measured from the seating plane to the base plane.
- Measure dimension S1 at all four corners.
- N is the maximum number of terminal positions.
- Dimensioning and tolerancing per ANSI Y14.5M - 1982.
- Controlling dimension: INCH.

**F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A)
16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	5
E	0.220	0.310	5.59	7.87	5
e	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
IM	-	0.0015	-	0.038	2, 3
N	16		16		8

Rev. 0 4/94

www.BDTIC.com/Intersil

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
 Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com