Features

- Single Voltage Read/Write Operation: 2.65V to 3.6V
- Access Time 70 ns
- Sector Erase Architecture
 - Fifteen 32K Word (64K Bytes) Sectors with Individual Write Lockout
 - Eight 4K Word (8K Bytes) Sectors with Individual Write Lockout
- Fast Byte/Word Program Time 10 μs
- Fast Sector Erase Time 100 ms
- Suspend/Resume Feature for Erase and Program
 - Supports Reading and Programming from Any Sector by Suspending Erase of a Different Sector
 - Supports Reading Any Byte/Word in the Non-suspending Sectors by Suspending Programming of Any Other Byte/Word
- Low-power Operation
 - 10 mA Active
 - 15 µA Standby
- Data Polling, Toggle Bit, Ready/Busy for End of Program Detection
- RESET Input for Device Initialization
- Sector Lockdown Support
- TSOP and CBGA Package Options
- Top or Bottom Boot Block Configuration Available
- 128-bit Protection Register
- Minimum 100,000 Erase Cycles
- Common Flash Interface (CFI)
- Green (Pb/Halide-free) Packaging

1. Description

The AT49BV802D(T) is a 2.7-volt 8-megabit Flash memory organized as 524,288 words of 16 bits each or 1,048,576 bytes of 8 bits each. The x16 data appears on I/O0 - I/O15; the x8 data appears on I/O0 - I/O7. The memory is divided into 23 sectors for erase operations. The AT49BV802D(T) is offered in a 48-lead TSOP and a 48-ball CBGA package. The device has $\overline{\text{CE}}$ and $\overline{\text{OE}}$ control signals to avoid any bus contention. This device can be read or reprogrammed using a single power supply, making it ideally suited for in-system programming.

The device powers on in the read mode. Command sequences are used to place the device in other operation modes such as program and erase. The device has the capability to protect the data in any sector (see "Sector Lockdown" section).

To increase the flexibility of the device, it contains an Erase Suspend and Program Suspend feature. This feature will put the erase or program on hold for any amount of time and let the user read data from or program data to any of the remaining sectors within the memory. The end of a program or an erase cycle is detected by the READY/BUSY pin, Data Polling or by the toggle bit.



8-megabit (512K x 16/ 1M x 8) 3-volt Only Flash Memory

AT49BV802D AT49BV802DT





A six-byte command (Enter Single Pulse Program Mode) sequence to remove the requirement of entering the three-byte program sequence is offered to further improve programming time. After entering the six-byte code, only single pulses on the write control lines are required for writing into the device. This mode (Single Pulse Byte/Word Program) is exited by powering down the device, or by pulsing the $\overline{\text{RESET}}$ pin low for a minimum of 500 ns and then bringing it back to V_{CC} . Erase, Erase Suspend/Resume and Program Suspend/Resume commands will not work while in this mode; if entered they will result in data being programmed into the device. It is not recommended that the six-byte code reside in the software of the final product but only exist in external programming code.


The $\overline{\text{BYTE}}$ pin controls whether the device data I/O pins operate in the byte or word configuration. If the $\overline{\text{BYTE}}$ pin is set at logic "1", the device is in word configuration, I/O0 - I/O15 are active and controlled by $\overline{\text{CE}}$ and $\overline{\text{OE}}$.

If the $\overline{\text{BYTE}}$ pin is set at logic "0", the device is in byte configuration, and only data I/O pins I/O0 - I/O7 are active and controlled by $\overline{\text{CE}}$ and $\overline{\text{OE}}$. The data I/O pins I/O8 - I/O14 are tri-stated, and the I/O15 pin is used as an input for the LSB (A-1) address function.


2. Pin Configurations

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Reset
RDY/BUSY	READY/BUSY Output
I/O0 - I/O14	Data Inputs/Outputs
I/O15 (A-1)	I/O15 (Data Input/Output, Word Mode) A-1 (LSB Address Input, Byte Mode)
BYTE	Selects Byte or Word Mode
NC	No Connect

2.1 48-lead TSOP (Type 1) Top View




2.2 48-ball CBGA Top View (Ball Down)







3. Block Diagram



4. Device Operation

4.1 Read

The AT49BV802D(T) is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins are asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

4.2 Command Sequences

When the device is first powered on, it will be reset to the read or standby mode, depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the "Command Definition Table" on page 13 (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

4.3 Reset

A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs.

4.4 Erasure

Before a byte/word can be reprogrammed, it must be erased. The erased state of memory bits is a logical "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase command.

4.4.1 Chip Erase

The entire device can be erased at one time by using the six-byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erase the chip is t_{EC} .

If the sector lockdown has been enabled, the chip erase will not erase the data in the sector that has been locked out; it will erase only the unprotected sectors. After the chip erase, the device will return to the read or standby mode.

4.4.2 Sector Erase

As an alternative to a full chip erase, the device is organized into 23 sectors (SA0 - SA22) that can be individually erased. The Sector Erase command is a six-bus cycle operation. The sector address is latched on the falling $\overline{\text{WE}}$ edge of the sixth cycle while the 30H data input command is latched on the rising edge of $\overline{\text{WE}}$. The sector erase starts after the rising edge of $\overline{\text{WE}}$ of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. The maximum time to erase a sector is t_{SEC} . When the sector programming lockdown feature is not enabled, the sector will erase (from the same Sector Erase command). An attempt to erase a sector that has been protected will result in the operation terminating immediately.

4.5 Byte/Word Programming

Once a memory block is erased, it is programmed (to a logical "0") on a byte-by-byte or on a word-by-word basis. Programming is accomplished via the internal device command register and is a four-bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified $t_{\rm BP}$ cycle time. The $\overline{\rm Data}$ Polling feature or the Toggle Bit feature may be used to indicate the end of a program cycle. If the erase/program status bit is a "1", the device was not able to verify that the erase or program operation was performed successfully.





4.6 Program/Erase Status

The device provides several bits to determine the status of a program or erase operation: I/O2, I/O5, I/O6 and I/O7. The "Status Bit Table" on page 12 and the following four sections describe the function of these bits. To provide greater flexibility for system designers, the AT49BV802D(T) contains a programmable configuration register. The configuration register allows the user to specify the status bit operation. The configuration register can be set to one of two different values, "00" or "01". If the configuration register is set to "00", the part will automatically return to the read mode after a successful program or erase operation. If the configuration register is set to a "01", a Product ID Exit command must be given after a successful program or erase operation before the part will return to the read mode. It is important to note that whether the configuration register is set to a "00" or to a "01", any unsuccessful program or erase operation requires using the Product ID Exit command to return the device to read mode. The default value (after power-up) for the configuration register is "00". Using the four-bus cycle Set Configuration Register command as shown in the "Command Definition Table" on page 13, the value of the configuration register can be changed. Voltages applied to the RESET pin will not alter the value of the configuration register. The value of the configuration register will affect the operation of the I/O7 status bit as described below.

4.6.1 DATA Polling

The AT49BV802D(T) features Data Polling to indicate the end of a program cycle. If the status configuration register is set to a "00", during a program cycle an attempted read of the last byte/word loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. Data Polling may begin at any time during the program cycle. Please see "Status Bit Table" on page 12 for more details.

If the status bit configuration register is set to a "01", the I/O7 status bit will be low while the device is actively programming or erasing data. I/O7 will go high when the device has completed a program or erase operation. Once I/O7 has gone high, status information on the other pins can be checked.

The $\overline{\text{Data}}$ Polling status bit must be used in conjunction with the erase/program and V_{PP} status bit as shown in the algorithm in Figures 4-1 and 4-2 on page 10.

4.6.2 Toggle Bit

In addition to Data Polling the AT49BV802D(T) provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the memory will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle. Please see "Status Bit Table" on page 12 for more details.

The toggle bit status bit should be used in conjunction with the erase/program status bit as shown in the algorithm in Figures 4-3 and 4-4 on page 11.

4.6.3 Erase/Program Status Bit

The device offers a status bit on I/O5, which indicates whether the program or erase operation has exceeded a specified internal pulse count limit. If the status bit is a "1", the device is unable to verify that an erase or a byte/word program operation has been successfully performed. If a program (Sector Erase) command is issued to a protected sector, the protected sector will not be programmed (erased). The device will go to a status read mode and the I/O5 status bit will be set high, indicating the program (erase) operation did not complete as requested. Once the erase/program status bit has been set to a "1", the system must write the Product ID Exit command to return to the read mode. The erase/program status bit is a "0" while the erase or program operation is still in progress. Please see "Status Bit Table" on page 12 for more details.

4.7 Sector Lockdown

Each sector has a programming lockdown feature. This feature prevents programming of data in the designated sectors once the feature has been enabled. These sectors can contain secure code that is used to bring up the system. Enabling the lockdown feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; any sector's usage as a write-protected region is optional to the user.

At power-up or reset, all sectors are unlocked. To activate the lockdown for a specific sector, the six-bus cycle Sector Lockdown command must be issued. Once a sector has been locked down, the contents of the sector is read-only and cannot be erased or programmed.

4.7.1 Sector Lockdown Detection

A software method is available to determine if programming of a sector is locked down. When the device is in the software product identification mode (see "Software Product Identification Entry/Exit" sections on page 24), a read from address location 00002H within a sector will show if programming the sector is locked down. If the data on I/O0 is low, the sector can be programmed; if the data on I/O0 is high, the program lockdown feature has been enabled and the sector cannot be programmed. The software product identification exit code should be used to return to standard operation.

4.7.2 Sector Lockdown Override

The only way to unlock a sector that is locked down is through reset or power-up cycles. After power-up or reset, the content of a sector that is locked down can be erased and reprogrammed.

4.8 Erase Suspend/Erase Resume

The Erase Suspend command allows the system to interrupt a sector or chip erase operation and then program or read data from a different sector within the memory. After the Erase Suspend command is given, the device requires a maximum time of 15 µs to suspend the erase operation. After the erase operation has been suspended, the system can then read data or program data to any other sector within the device. An address is not required during the Erase Suspend command. During a sector erase suspend, another sector cannot be erased. To resume the sector erase operation, the system must write the Erase Resume command. The Erase Resume command is a one-bus cycle command. The device also supports an erase suspend during a complete chip erase. While the chip erase is suspended, the user can read from any sector within the memory that is protected. The command sequence for a chip erase suspend and a sector erase suspend are the same.





4.9 Program Suspend/Program Resume

The Program Suspend command allows the system to interrupt a programming operation and then read data from a different byte/word within the memory. After the Program Suspend command is given, the device requires a maximum of 20 µs to suspend the programming operation. After the programming operation has been suspended, the system can then read data from any other byte/word that is not contained in the sector in which the programming operation was suspended. An address is not required during the program suspend operation. To resume the programming operation, the system must write the Program Resume command. The program suspend and resume are one-bus cycle commands. The command sequence for the erase suspend and program suspend are the same, and the command sequence for the erase resume and program resume are the same.

4.10 Product Identification

The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see "Operating Modes" on page 17 (for hardware operation) or "Software Product Identification Entry/Exit" sections on page 24. The manufacturer and device codes are the same for both modes.

4.11 128-bit Protection Register

The AT49BV802D(T) contains a 128-bit register that can be used for security purposes in system design. The protection register is divided into two 64-bit blocks. The two blocks are designated as block A and block B. The data in block A is non-changeable and is programmed at the factory with a unique number. The data in block B is programmed by the user and can be locked out such that data in the block cannot be reprogrammed. To program block B in the protection register, the four-bus cycle Program Protection Register command must be used as shown in the "Command Definition Table" on page 13. To lock out block B, the four-bus cycle Lock Protection Register command must be used as shown in the "Command Definition Table". Data bit D1 must be zero during the fourth bus cycle. All other data bits during the fourth bus cycle are don't cares. To determine whether block B is locked out, the status of Block B Protection command is given. If data bit D1 is zero, block B is locked. If data bit D1 is one, block B can be reprogrammed. Please see the "Protection Register Addressing Table" on page 14 for the address locations in the protection register. To read the protection register, the Product ID Entry command is given followed by a normal read operation from an address within the protection register. After determining whether block B is protected or not, or reading the protection register, the Product ID Exit command must be given prior to performing any other operation.

4.12 RDY/BUSY

An open-drain READY/BUSY output pin provides another method of detecting the end of a program or erase operation. RDY/BUSY is actively pulled low during the internal program and erase cycles and is released at the completion of the cycle. The open-drain connection allows for ORtying of several devices to the same RDY/BUSY line. Please see "Status Bit Table" on page 12 for more details.

4.13 Common Flash Interface (CFI)

CFI is a published, standardized data structure that may be read from a flash device. CFI allows system software to query the installed device to determine the configurations, various electrical and timing parameters, and functions supported by the device. CFI is used to allow the system to learn how to interface to the flash device most optimally. The two primary benefits of using CFI are ease of upgrading and second source availability. The command to enter the CFI Query mode is a one-bus cycle command which requires writing data 98h to address 55h. The CFI Query command can be written when the device is ready to read data or can also be written when the part is in the product ID mode. Once in the CFI Query mode, the system can read CFI data at the addresses given in Table 31. on page 25. To exit the CFI Query mode, the product ID exit command must be given.

4.14 Hardware Data Protection

The Hardware Data Protection feature protects against inadvertent programs to the AT49BV802D(T) in the following ways: (a) V_{CC} sense: if V_{CC} is below 1.8V (typical), the program function is inhibited. (b) V_{CC} power-on delay: once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles.


4.15 Input Levels

While operating with a 2.65V to 3.6V power supply, the address inputs and control inputs $(\overline{OE}, \overline{CE})$ and \overline{WE}) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to V_{CC} + 0.6V.






Figure 4-1. Data Polling Algorithm (Configuration Register = 00)



Notes: 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.

2. I/O7 should be rechecked even if I/O5 = "1" because I/O7 may change simultaneously with I/O5.

Figure 4-2. Data Polling Algorithm (Configuration Register = 01)



Note: 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.

Figure 4-3. Toggle Bit Algorithm (Configuration Register = 00)





Figure 4-4. Toggle Bit Algorithm (Configuration Register = 01)



Note: 1. The system should recheck the toggle bit even if I/O5 = "1" because the toggle bit may stop toggling as I/O5 changes to "1".

Note: 1. The system should recheck the toggle bit even if I/O5 = "1" because the toggle bit may stop toggling as I/O5 changes to "1".





5. Status Bit Table

	Status Bit					
	I/O7	I/O7	I/O6	I/O5 ⁽¹⁾	I/O2	RDY/BUSY
Configuration Register	00	01	00/01	00/01	00/01	00/01
Programming	Ī/O7	0	TOGGLE	0	1	0
Erasing	0	0	TOGGLE	0	TOGGLE	0
Erase Suspended & Read Erasing Sector	1	1	1	0	TOGGLE	1
Erase Suspended & Read Non-erasing Sector	DATA	DATA	DATA	DATA	DATA	1
Erase Suspended & Program Non-erasing Sector	Ī/O7	0	TOGGLE	0	TOGGLE	0
Erase Suspended & Program Suspended and Reading from Non-suspended Sectors	DATA	DATA	DATA	DATA	DATA	1
Program Suspended & Read Programming Sector	1/07	1	1	0	TOGGLE	1
Program Suspended & Read Non-programming Sector	DATA	DATA	DATA	DATA	DATA	1

Notes: 1. I/O5 switches to a "1" when a program or an erase operation has exceeded the maximum time limits or when a program or sector erase operation is performed on a protected sector.

Command Definition Table

Command	Bus	1st Cy		2nd I Cyd		3rd Cy	Bus cle		Bus /cle	5th I		6th B Cyc	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	555	AA	AAA ⁽²⁾	55	555	80	555	AA	AAA	55	555	10
Sector Erase	6	555	AA	AAA	55	555	80	555	AA	AAA	55	SA ⁽³⁾⁽⁴⁾	30
Byte/Word Program	4	555	AA	AAA	55	555	A0	Addr	D _{IN}				
Enter Single Pulse Program Mode	6	555	AA	AAA	55	555	80	555	AA	AAA	55	555	A0
Single Pulse Byte/Word Program	1	Addr	D _{IN}										
Sector Lockdown	6	555	AA	AAA ⁽²⁾	55	555	80	555	AA	AAA	55	SA ⁽³⁾⁽⁴⁾	60
Erase/Program Suspend	1	XXX	В0										
Erase/Program Resume	1	XXX	30										
Product ID Entry	3	555	AA	AAA	55	555	90						
Product ID Exit ⁽⁵⁾	3	555	AA	AAA	55	555	F0 ⁽⁶⁾						
Product ID Exit ⁽⁵⁾	1	XXX	F0 ⁽⁶⁾										
Program Protection Register	4	555	AA	AAA	55	555	C0	Addr ⁽⁷⁾	D _{IN}				
Lock Protection Register – Block B	4	555	AA	AAA	55	555	C0	080	X0				
Status of Block B Protection	4	555	AA	AAA	55	555	90	80	D _{OUT} ⁽⁸⁾				
Set Configuration Register	4	555	AA	AAA	55	555	D0	xxx	00/01 ⁽⁹⁾				
CFI Query ⁽¹⁰⁾	1	X55	98										

- Notes: 1. The DATA FORMAT shown for each bus cycle is as follows; I/O7 I/O0 (Hex). In word operation I/O15 I/O8 are don't care. The ADDRESS FORMAT shown for each bus cycle is as follows: A11 - A0 (Hex). Address A18 through A11 are don't care in the word mode. Address A18 through A11 and A-1 are don't care in the byte mode.
 - 2. Since A11 is a Don't Care, AAA can be replaced with 2AA.
 - 3. SA = sector address. Any byte/word address within a sector can be used to designate the sector address (see pages 15 16 for details).
 - 4. Once a sector is in the lockdown mode, data in the protected sector cannot be changed unless the chip is reset or power cycled.
 - 5. Either one of the Product ID Exit commands can be used.
 - 6. Bytes of data other than F0 may be used to exit the Product ID mode. However, it is recommended that F0 be used.
 - 7. Any address within the user programmable register region. Address locations are shown on "Protection Register Addressing Table" on page 14.
 - 8. If data bit D1 is "0", block B is locked. If data bit D1 is "1", block B can be reprogrammed.
 - 9. The default state (after power-up) of the configuration register is "00".
 - 10. When accessing the data in the CFI table, the address format is A15 A0 (Hex) in the word mode, A14 A0 (Hex), and A-1 = 0 in the byte mode.





7. Absolute Maximum Ratings*

Temperature under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

8. Protection Register Addressing Table

Word	Use	Block	A7	A6	A 5	A 4	А3	A2	A 1	A 0
0	Factory	Α	1	0	0	0	0	0	0	1
1	Factory	Α	1	0	0	0	0	0	1	0
2	Factory	Α	1	0	0	0	0	0	1	1
3	Factory	Α	1	0	0	0	0	1	0	0
4	User	В	1	0	0	0	0	1	0	1
5	User	В	1	0	0	0	0	1	1	0
6	User	В	1	0	0	0	0	1	1	1
7	User	В	1	0	0	0	1	0	0	0

Notes: 1. All address lines not specified in the above table must be "0" when accessing the protection register, i.e., A18 - A8 = 0.

2. The addressing shown above should be used when the device is operating in the word (x16) mode.

3. In the byte (x8) mode, A-1 should be used when addressing the protection register:

with A-1 = 0, the LSB of the address location can be accessed; and

with A-1 = 1, the MSB of the address location can be accessed.

9. AT49BV802D - Sector Address Table

		x8	x16
Sector	Size (Bytes/Words)	Address Range (A18 - A-1)	Address Range (A18 - A0)
SA0	8K/4K	000000 - 001FFF	00000 - 00FFF
SA1	8K/4K	002000 - 003FFF	01000 - 01FFF
SA2	8K/4K	004000 - 005FFF	02000 - 02FFF
SA3	8K/4K	006000 - 007FFF	03000 - 03FFF
SA4	8K/4K	008000 - 009FFF	04000 - 04FFF
SA5	8K/4K	00A000 - 00BFFF	05000 - 05FFF
SA6	8K/4K	00C000 - 00DFFF	06000 - 06FFF
SA7	8K/4K	00E000 - 00FFFF	07000 - 07FFF
SA8	64K/32K	010000 - 01FFFF	08000 - 0FFFF
SA9	64K/32K	020000 - 02FFFF	10000 - 17FFF
SA10	64K/32K	030000 - 03FFFF	18000 - 1FFFF
SA11	64K/32K	040000 - 04FFFF	20000 - 27FFF
SA12	64K/32K	050000 - 05FFFF	28000 - 2FFFF
SA13	64K/32K	060000 - 06FFFF	30000 - 37FFF
SA14	64K/32K	070000 - 07FFFF	38000 - 3FFFF
SA15	64K/32K	080000 - 08FFFF	40000 - 47FFF
SA16	64K/32K	090000 - 09FFFF	48000 - 4FFFF
SA17	64K/32K	0A0000 - 0AFFFF	50000 - 57FFF
SA18	64K/32K	0B0000 - 0BFFFF	58000 - 5FFFF
SA19	64K/32K	0C0000 - 0CFFFF	60000 - 67FFF
SA20	64K/32K	0D0000 - 0DFFFF	68000 - 6FFFF
SA21	64K/32K	0E0000 - 0EFFFF	70000 - 77FFF
SA22	64K/32K	0F0000 - 0FFFFF	78000 - 7FFFF





10. AT49BV802DT - Sector Address Table

		x8	x16
Sector	Size (Bytes/Words)	Address Range (A18 - A-1)	Address Range (A18 - A0)
SA0	64K/32K	000000 - 00FFFF	00000 - 07FFF
SA1	64K/32K	010000 - 01FFFF	08000 - 0FFFF
SA2	64K/32K	020000 - 02FFFF	10000 - 17FFF
SA3	64K/32K	030000 - 03FFFF	18000 - 1FFFF
SA4	64K/32K	040000 - 04FFFF	20000 - 27FFF
SA5	64K/32K	050000 - 05FFFF	28000 - 2FFFF
SA6	64K/32K	060000 - 06FFFF	30000 - 37FFF
SA7	64K/32K	070000 - 07FFFF	38000 - 3FFFF
SA8	64K/32K	080000 - 08FFFF	40000 - 47FFF
SA9	64K/32K	090000 - 09FFFF	48000 - 4FFFF
SA10	64K/32K	0A0000 - 0AFFFF	50000 - 57FFF
SA11	64K/32K	0B0000 - 0BFFFF	58000 - 5FFFF
SA12	64K/32K	0C0000 - 0CFFFF	60000 - 67FFF
SA13	64K/32K	0D0000 - 0DFFFF	68000 - 6FFFF
SA14	64K/32K	0E0000 - 0EFFFF	70000 - 77FFF
SA15	8K/4K	0F0000 - 0F1FFF	78000 - 78FFF
SA16	8K/4K	F20000 - F3FFFF	79000 - 79FFF
SA17	8K/4K	F40000 - F5FFFF	7A000 - 7AFFF
SA18	8K/4K	F60000 - F7FFFF	7B000 - 7BFFF
SA19	8K/4K	F80000 - F9FFFF	7C000 - 7CFFF
SA20	8K/4K	FA0000 - FBFFFF	7D000 - 7DFFF
SA21	8K/4K	FC0000 - FDFFFF	7E000 - 7EFFF
SA22	8K/4K	FE0000 - FFFFFF	7F000 - 7FFFF

11. DC and AC Operating Range

		AT49BV802D(T)-70
Operating Temperature (Case)	Ind.	-40°C - 85°C
V _{CC} Power Supply		2.65V to 3.6V

12. Operating Modes

Mode	CE	ŌE	WE	RESET	Ai	I/O
Read	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Ai	D _{OUT}
Program/Erase ⁽¹⁾	V _{IL}	V _{IH}	V_{IL}	V _{IH}	Ai	D _{IN}
Standby/Program Inhibit	V _{IH}	X ⁽²⁾	х	V _{IH}	x	High-Z
Drogram Inhihit	х	Х	V_{IH}	V _{IH}		
Program Inhibit	Х	V _{IL}	Х	V _{IH}		
Output Disable	Х	V _{IH}	Х	V _{IH}		High-Z
Reset	Х	Х	Х	V _{IL}	X	High-Z
Product Identification						
Hardware			V	V	A1 - A18 = V_{IL} , A9 = $V_{H}^{(3)}$, A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
Hardware	V _{IL}	V _{IL}	V _{IH}	V _{IH}	A1 - A18 = V_{IL} , A9 = $V_{H}^{(3)}$, A0 = V_{IH}	Device Code ⁽⁴⁾⁽⁵⁾
Software ⁽⁶⁾				V	A0 = V _{IL} , A1 - A18 = V _{IL}	Manufacturer Code ⁽⁴⁾
Sollware (**)				V _{IH}	A0 = V _{IH} , A1 - A18 = V _{IL}	Device Code ⁽⁴⁾⁽⁵⁾

Notes: 1. Refe

- 1. Refer to AC programming waveforms on page 22.
- 2. X can be V_{IL} or V_{IH} .
- 3. $V_H = 12.0V \pm 0.5V$.
- 4. Manufacturer Code: 1FH (x8); 001FH (x16), Device Code: C1H (x8) AT49BV802D; 01C1H (x16) AT49BV802D; C3H (x8) AT49BV802DT; 01C3H (x16) AT49BV802DT.
- 5. Additional device code: 01H (x8) AT49BV802D(T); 0001H (x16) AT49BV802D(T).
- 6. See details under "Software Product Identification Entry/Exit" on page 24.



13. DC Characteristics


Symbol	Parameter	Condition	Min	Тур	Max	Units
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$			2	μΑ
I _{LO}	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$			2	μΑ
I _{SB}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$		15	25	μΑ
I _{CC} (1)	V _{CC} Active Read Current	f = 5 MHz; I _{OUT} = 0 mA		10	15	mA
I _{CC1}	V _{CC} Programming Current				25	mA
V _{IL}	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.0			V
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OL2}	Output Low Voltage	I _{OL} = 1.0 mA			0.20	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4			V
V _{OH2}	Output High Voltage	I _{OH} = -100 μA	2.5			V

Note: 1. In the erase mode, I_{CC} is 25 mA.

14. AC Read Characteristics

		AT49BV8	AT49BV802D(T)-70			
Symbol	Parameter	Min	Max	Units		
t _{RC}	Read Cycle Time	70		ns		
t _{ACC}	Address to Output Delay		70	ns		
t _{CE} ⁽¹⁾	CE to Output Delay		70	ns		
t _{OE} ⁽²⁾	OE to Output Delay	0	20	ns		
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	25	ns		
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		ns		
t _{RO}	RESET to Output Delay		100	ns		

15. AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾



- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .


 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .

 3. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first (CL = 5 pF).


 - 4. This parameter is characterized and is not 100% tested.



16. Input Test Waveforms and Measurement Level



17. Output Test Load



18. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V


Note: 1. This parameter is characterized and is not 100% tested.

19. AC Byte/Word Load Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Setup Time	0		ns
t _{AH}	Address Hold Time	25		ns
t _{CS}	Chip Select Setup Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{WP}	Write Pulse Width (WE or CE)	25		ns
t _{WPH}	Write Pulse Width High	15		ns
t _{DS}	Data Setup Time	25		ns
t _{DH} , t _{OEH}	Data, $\overline{\text{OE}}$ Hold Time	0		ns

20. AC Byte/Word Load Waveforms

20.1 WE Controlled



20.2 CE Controlled









21. Program Cycle Characteristics

Symbol	Parameter	Min	Тур	Max	Units
t _{BP}	Byte/Word Programming Time		10	120	μs
t _{AS}	Address Setup Time	0			ns
t _{AH}	Address Hold Time	25			ns
t _{DS}	Data Setup Time	25			ns
t _{DH}	Data Hold Time	0			ns
t _{WP}	Write Pulse Width	25			ns
t _{WPH}	t _{WPH} Write Pulse Width High				ns
t _{WC}	Write Cycle Time	70			ns
t _{RP} Reset Pulse Width		500			ns
t _{EC}	Chip Erase Cycle Time		8		seconds
t _{SEC1}	Sector Erase Cycle Time (4K Word Sectors)		0.1	2.0	seconds
t _{SEC2}			0.5	6.0	seconds
t _{ES}	t _{ES} Erase Suspend Time			15	μs
t _{PS}	Program Suspend Time			10	μs
t _{ERES}	Delay between Erase Resume and Erace Suspend	500			μs

22. Program Cycle Waveforms



23. Sector or Chip Erase Cycle Waveforms



Notes: 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

- 2. For chip erase, the address should be 555. For sector erase, the address depends on what sector is to be erased. (See note 3 under "Command Definition Table" on page 13.)
- 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.


24. Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	ŌĒ to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in "AC Read Characteristics" on page 19.

25. Data Polling Waveforms




26. Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	\overline{OE} to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	50			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in "AC Read Characteristics" on page 19.

27. Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾



Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.






28. Software Product Identification Entry⁽¹⁾




29. Software Product Identification Exit⁽¹⁾⁽⁶⁾



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A11 - A0 (Hex), A-1, and A11 - A18 (Don't Care).
 - 2. A1 A18 = V_{II} . Manufacturer Code is read for A0 = V_{II} ; Device Code is read for $A0 = V_{IH}$. Additional device code is read from address 0003H.
 - 3. The device does not remain in identification mode if powered down.
 - 4. The device returns to standard operation mode.
 - 5. Manufacturer Code: 1FH(x8); 001FH(x16) Device Code:C1H (x8)- AT49BV802D; 01C1H (x8) - AT49BV802D. C3H (x8) - AT49BV802DT; 01C3H (x16) - AT49BV802DT Additional device code: 01H (x8) - AT49BV802D(T); 0001H (x16) - AT49BV802D(T).
 - 6. Either one of the Product ID Exit commands can be used.

30. Sector Lockdown Enable Algorithm⁽¹⁾



- 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A11 - A0 (Hex), A-1, and A11 - A18 (Don't Care).
 - Sector Lockdown feature enabled.

31. Common Flash Interface Definition Table

	Taon Intonaco		
Address [x16 Mode]	Address [x8 Mode]	Data	Comments
10h	20h	0051h	"Q"
11h	22h	0052h	"R"
12h	24h	0059h	"γ"
13h	26h	0002h	
14h	28h	0000h	
15h	2Ah	0041h	
16h	2Ch	0000h	
17h	2Eh	0000h	
18h	30h	0000h	
19h	32h	0000h	
1Ah	34h	0000h	
1Bh	36h	0027h	V _{CC} min write/erase
1Ch	38h	0036h	V _{CC} max write/erase
1Dh	3Ah	0000h	V _{PP} min voltage – No V _{PP}
1Eh	3Ch	0000h	V _{PP} max voltage – No V _{PP}
1Fh	3Eh	0004h	Typ word write – 10 μs
20h	40h	0000h	
21h	42h	0009h	Typ sector erase: 500 ms
22h	44h	000Dh	Typ chip erase: 8,000 ms
23h	46h	0004h	Max word write/typ time
24h	48h	0000h	N/A
25h	4Ah	0004h	Max sector erase/typ sector erase
26h	4Ch	0004h	Max chip erase/typ chip erase
27h	4Eh	0014h	Device size
28h	50h	0002h	x8/x16 device
29h	52h	0000h	x8/x16 device
2Ah	54h	0000h	Multiple byte write not supported
2Bh	56h	0000h	Multiple byte write not supported
2Ch	58h	0002h	2 regions, X = 2
2Dh	5Ah	0007h	8K bytes, Y = 7
2Eh	5Ch	0000h	8K bytes, Y = 7
2Fh	5Eh	0020h	8K bytes, Z = 32
30h	60h	0000h	8K bytes, Z = 32
31h	62h	000Eh	64K bytes, Y = 14
32h	64h	0000h	64K bytes, Y = 14
33h	66h	0000h	64K bytes, Z = 256
34h	68h	0001h	64K bytes, Z = 256





31. Common Flash Interface Definition Table (Continued)

Address [x16 Mode]	Address [x8 Mode]	Data	Comments
		Vendor Specific Ex	ktended Query
41h	82h	0050h	"P"
42h	84h	0052h	"R"
43h	86h	0049h	"["
44h	88h	0031h	Major version number, ASCII
45h	8Ah	0030h	Minor version number, ASCII
46h	8Ch	0087h	Bit 0 – chip erase supported, 0 – no, 1 – yes Bit 1 – erase suspend supported, 0 – no, 1 – yes Bit 2 – program suspend supported, 0 – no, 1 – yes Bit 3 – simultaneous operations supported, 0 – no, 1 – yes Bit 4 – burst mode read supported, 0 – no, 1 – yes Bit 5 – page mode read supported, 0 – no, 1 – yes Bit 6 – queued erase supported, 0 – no, 1 – yes Bit 7 – protection bits supported, 0 – no, 1 – yes
47h	8Eh	0000h (top) or 0001h (bottom)	Bit 8 – top ("0") or bottom ("1") boot block device undefined bits are "0"
48h	90h	0000h	Bit 0 – 4-word linear burst with wrap around, 0 – no, 1 – yes Bit 1 – 8-word linear burst with wrap around, 0 – no, 1 – yes Bit 2 – continuos burst, 0 – no, 1 – yes Undefined bits are "0"
49h	92h	0000h	Bit 0 – 4-word page, 0 – no, 1 – yes Bit 1 – 8-word page, 0 – no, 1 – yes Undefined bits are "0"
4Ah	94h	0080h	Location of protection register lock byte, the section's first byte
4Bh	96h	0003h	# of bytes in the factory prog section of prot register – 2*n
4Ch	98h	0003h	# of bytes in the user prog section of prot register – 2*n

32. Ordering Information

32.1 Green Package (Pb/Halide-free)

t _{ACC}	I _{co}	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
	25 0.025 AT49B	0.005	AT49BV802D-70CU	48C19	Industrial
70			AT49BV802D-70TU	48T	(-40° to 85°C)
70		AT49BV802DT-70CU	48C19	Industrial	
			AT49BV802DT-70TU	48T	(-40° to 85°C)


	Package Type				
48C19	48C19 48-ball, Plastic Chip-Size Ball Grid Array Package (CBGA)				
48T	48T 48-lead, Plastic Thin Small Outline Package (TSOP)				






33. Packaging Information

33.1 48C19 - CBGA



33.2 48T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation DD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	Note 2
E	11.90	12.00	12.10	Note 2
L	0.50	0.60	0.70	
L1	().25 BASI	0	
b	0.17	0.22	0.27	
С	0.10	_	0.21	
е	(

10/18/01

TITLE 48T, 48-lead (12 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)

DRAWING NO. REV. 48T B





34. Revision History

Revision A – February 2007	•	Initial Web Release